Using the HDSP-2000 Alphanumeric Display Family



Application Note 1016

Introduction

First introduced in 1975, the HDSP-2000 alphanumeric display has been designed into a variety of applications. The HDSP-2000 display was originally designed for commercial, industrial, instrumentation, and business equipment applications. However, the introduction of high efficiency red, yellow, and high performance green devices as well as several display sizes has opened up a multitude of new applications for the HDSP-2000 alphanumeric display family. The high efficiency red, yellow, and high performance green devices use gallium phosphide (GaP) LEDs. The GaP displays are readable in direct sunlight with proper contrast enhancement techniques. For this reason, the HDSP-2000 family displays have been designed into a variety of avionic and process control applications. The HDSP-2000 family displays are available in three character sizes of 3.8 mm (0.15"), 4.9 mm (0.19"), and 6.9 mm (0.27") to allow the designer to optimize display compactness versus long distance readability. Versions of the HDSP-2000 family alphanumeric displays are available with a true hermetic package and an operating temperature range of -55°C to +85°C to allow designers to utilize the proven reliability of LED display technology in military and aerospace applications.

This note is intended to serve as a design and application guide for users of the HDSP-2000 family of alphanumeric display devices. The information presented will cover: the theory of the device design and operation; considerations for specific circuit designs; thermal management, power de-rating and heat sinking; intensity modulation techniques.

The HDSP-2000 family has been designed to provide a high resolution information display subsystem. Each character of the 4 character package consists of a 5 x 7 array of LEDs which can display a full range of alphabetic and numeric characters plus punctuation, mathematical and other special symbols. The HDSP-2000 family is available in four colors: red, high efficiency red, yellow, and high performance green. The character height, character spacing, color and part number of each member of the HDSP-2000 family of displays is shown in Table 1. The overall package size is designed to allow end stacking of multiple clusters to form character strings of any desired length.

Electrical Description

The on-board electronics of the HDSP-2000 display family eliminates some of the classical difficulties associated with the use of alphanumeric displays. Traditionally, single digit LED dot matrix displays have been organized in an x-y addressable array requiring 12 interconnect pins per digit plus extensive row and column drive support electronics. All members of the HDSP-2000 display family provide on-board storage of decoded row data plus constant current sinking row drivers for each of the 28 rows in the 4 character display. This approach allows the user to address each display package through just 11 active interconnections vs. the 176 interconnections and 36 components required to effect a similar function using conventional LED matrices.

Table 1. The HDSP-20	00 Alphanumeric	Displa	y Family
----------------------	-----------------	--------	----------

Device	Color	Character Height	Character Spacing	Operating Temperature
HDSP-2000	Red	3.8mm(0.15in.)	4.5mm(0.17in.)	-20°C to +85°C
HDSP-2001	Yellow	3.8mm(0.15in.)	4.5mm(0.17in.)	-20°C to +85°C
HDSP-2002	HighEfficiencyRed	3.8mm(0.15in.)	4.5mm(0.17in.)	-20°C to +85°C
HDSP-2003	High Performance Green	3.8mm(0.15in.)	4.5mm(0.17in.)	-20°C to +85°C
HDSP-2300	Red	4.9mm(0.192in.)	5.0mm(0.197)	-20°C to +85°C
HDSP-2301	Yellow	4.9mm(0.192in.)	5.0mm (0.197)	-20°C to +85°C
HDSP-2302	HighEfficiencyRed	4.9mm(0.192in.)	5.0mm (0.197)	-20°C to +85°C
HDSP-2303	High Performance Green	4.9mm(0.192in.)	5.0mm(0.197)	-20℃ to +85℃
HDSP-2490	Red	6.9mm(0.27in.)	8.9mm(0.35in.)	-20°C to +85°C
HDSP-2491	Yellow	6.9mm(0.27in.)	8.9mm(0.35in.)	-20°C to +85°C
HDSP-2492	HighEfficiencyRed	6.9mm(0.27in.)	8.9mm(0.35in.)	-20°C to +85°C
HDSP-2493	High Performance Green	6.9mm(0.27in.)	8.9mm(0.35in.)	-20°C to +85°C
HDSP-2010	Red	3.8mm(0.15in.)	4.5mm(0.17in.)	-40°C to +85°C
HDSP-2310	Red	4.9mm(0.192in.)	5.0mm(0.197in.)	-55°C to +85°C
HDSP-2311	Yellow	4.9mm(0.192in.)	5.0mm(0.197in.)	-55℃ to +85℃
HDSP-2312	HighEfficiencyRed	4.9mm(0.192in.)	5.0mm(0.197in.)	-55℃ to +85℃
HDSP-2450	Red	6.9mm(0.27in.)	8.9mm(0.35in.)	-55°C to +85°C
HDSP-2451	Yellow	6.9mm(0.27in.)	8.9mm(0.35in.)	-55℃ to +85℃
HDSP-2452	HighEfficiencyRed	6.9mm(0.27in.)	8.9mm(0.35in.)	-55℃ to +85℃



Figure 1. Block diagram.

Figure 1 is a block diagram of the internal circuitry of the HDSP-2000 display. The device consists of four LED matrices and two 14-bit serialin-parallel-out shift registers. The LED matrixforeachcharacterisa5x7diode array organized with the anodes of each column tied in common and the cathodesofeachrowtiedincommon. The 7 row cathode commons of each character are tied to the constant current sinking outputs of 7 successive stages of the shift register. The like columns of the 4 characters are tied together and brought to a single addresspin(i.e.,column1ofall4characters is tied to pin 1, etc.). In this way, any diode in the four 5 x 7 matrices may be addressed by shifting data to the appropriate shift register location and applying a voltage to the appropriate column.

The serial-in-parallel-out (SIPO) shift registerhasaconstantcurrentsinking output associated with each shift registerstage. This constant current output drives each LED at a nominal peak currentof12to14mApeak.Theoutput stage is a current mirror design with a nominal current gain of 10. A logical 1 loaded into each shift register bit will turn "ON" the corresponding current source provided that a logical 1 is applied to the Blanking Input, VB. If V_{COL} is applied to the appropriate Column Input, the corresponding LED diode will be turned "ON". Since the row drivers have a constant current output, the LED current will remain constant as long as the Column Input voltageexceeds2.4Vforredand2.75V forhighefficiencyred, yellow, and high performancegreendevices.

Data is loaded serially into the shift registeron the high to low transition of the Clock Input.

During the time that data is being loaded into the display, the column current must be disabled to minimize

the generation of "current spikes" between V_{CC} , the columns, and ground. Theresultingpowersupplynoisecould induce noise on the Clock and Data Inputs. The column current can be disabled either by switching off the columndriversorbyapplyingalogical OtotheBlankingInput.

The Data Output terminal is a TTL buffer interface to the 28th bit of the shiftregister (i.e., the 7th row of character 4 in each package) The Data Output is arranged to directly interconnect to the Data Input on a succeeding 4 digit HDSP-2000 display package. The Data, Clock and V_B inputs are all buffered to allow direct interface to any TTL logic family.

Theory of Operation

Dot matrix alphanumeric display systems generally have a logical organization which prescribes that any character be generated as a combination of several subsets of data. In a 5 x 7 matrix, this could be either 5 subsets of 7 bits each or 7 subsets of 5 bits each. This technique is utilized to reduce from 35 to 5 or 7 the number of outputs required from the character generator. In order to display a complete character, these subsets of data are then presented sequentially to the appropriate locations of the display matrix. If this process is repeated at a rate which insures that each of the appropriate matrix locations is reenergized a minimum of 100 times per second, the eye will perceive a continuous image of the entire character. The apparent intensity of each of the display elements will be equal to the intensity of that element during the "ON" period multiplied by the ratio of "ON" time to refresh period. This ratio is referred to as the display duty factor, and the technique is referred to as "strobing".

In the case of HDSP2000, each character is made up of 5 subsets of 7 bits. For a four character display, 28 bits representing the first subset of each of the four characters are loaded serially into the on-board SIPO shift register and the first column is then energized for a period of time, T. This process is then repeated for columns 2 through 5. If the time required to load the 28 bits into the SIPO shift register is t, then the duty factor is:

$$D.F. = \frac{T}{5(t+T)};$$
(1)

the term 5(t + T) is then the refresh period. For satisfactory display, the refresh period should be:

$$1/[5(t+T)] \ge 100 \text{ Hz}$$
 (2)

or conversely

$$5(t+T) \le 10 \text{ m sec},$$
 (3)

which gives

$$(t+T) \leq 2 m \sec.$$
 (4)

The time averaged luminous intensity of the display can be varied continuously over a range greater than 1000 to 1 by turning off or blanking the display before loading new data into the SIPO shift register. If the time that the display is blanked is T_B, then the duty factor of the display becomes:

$$D.F. = \frac{T}{5\left(t + T + T_B\right)}$$
(5)

where

$$(t+T+T_B) \le 2 \text{ m sec.}$$
 (5a)

Drive Circuit Concepts

A practical display system utilizing the HDSP-2000 family of displays reguires interfacing with a character generator, refresh memory and some timing circuitry. A block diagram of such a display system is depicted in Figure 2. This circuit provides for ASCII data storage and decoding and properly refreshes the display at a 100 Hz refresh rate. In this figure, the display length is shown as N characters with the leftmost display character labeled as character 1 and the right most character of the display labeled as character N. The refreshing of the display is accomplished by a series of counters.

The +N counter sequentially accesses N coded information symbols from the N x 7 RAM. Note that for the normal configuration of the HDSP-2000 displays, character 1 is the leftmost character, character 4 is the rightmost character and shift register cascades from left to right. Thus, the symbol corresponding to character N is decoded first, then the symbol corresponding to character (N-1), and the symbol corresponding to character 1 is decoded last.

Each coded information symbol is read from the N x 7 RAM and decoded by a 5 x 7 decoder. The decoder can be selected to decode ASCII, EBDIC, or any customized character font In this example, the ASCII decoder is organized as 128 x 7 words of 5 bits each. The ASCII symbol and row select information is applied to the decoder and the decoder outputs information for all 5 columns for the selected row and symbol.

The ÷7 counter sequentially accesses all seven rows of each ASCII symbol. Note that row 7 must be decoded first, then row 6, and row 1 is decoded last. The ÷M counter is used to periodically load new serial data into the HDSP-2000 display. During one count, the display clock is enabled and 7N bits of serial data are loaded into the display. During the remaining (M1) counts, this data is displayed. Thus the duty factor for the circuit in Figure 2 is

D.F. =
$$\frac{(M-1)}{5M}$$
 = .20 $(1-M^{-1})$ (6)

The ÷5 counter sequentially refreshes all 5 columns of the display. The outputs of the ÷5 counter are connected to a data multiplexer which selects one of the 5 outputs from the ASCII decoder and loads it into the Data Input of the HDSP-2000 display string. The +5 counter also enables one of the 5 column driver transistors. Note that the display is blanked via the V_B input and also that the column driver transistors are turned off during the time that new data is being loaded into the HDSP-2000 display string. This will eliminate any high current transients between the column inputs and ground during the data shifting operation.



Figure 2. CKT block diagram.

Since data is loaded for all of the like columns in the display string and these columns are then enabled simultaneously, only five column switch transistors are required regardless of the number of characters in the string. The column switch transistors should be selected to handle 105 to 130 mA per character in the display string. The collector emitter saturation voltage characteristics and column voltage supply should be chosen to provide 2.4 V \leq $V_{COL} \leq V_{CC}$ for the standard red displays and 2.75 V \leq V_{COL} \leq V_{CC} for the high efficiency red, yellow, and high performance green displays. To save on power supply costs and improve efficiency, this supply may be a fullwave rectified unregulated DC voltage as long as the PEAK value does not exceed the value of V_{CC} and the minimum value does not drop below 2.4 V or 2.75 V depending on display color.

Figures 13 and 16 show practical implementations of the block diagram shown in Figure 2. In those circuits, the display is mounted upside down, so that pin 1 is in the upper right hand corner. With this technique, data is loaded into display character N and data shifts from right to left as new data is loaded. The first bit loaded into the display would be row 1, character 1, then row 2, etc., and the last bit loaded would be row 7 of character N. This allows the +7, +N and +M counters to be implemented as up counters instead of down counters. Since the display is upside down, column 5 of the display appears to be column 1 and column 4 of the display appears

to be column 2. Thus, column 1 data for the display must be loaded into the display and column 5 must subsequently be enabled. This is accomplished by reversing the outputs of the 5 x 7 decoder. The D_0 , D_1 , D_2 , D_3 , and D_4 outputs of the MCM6674 decoder output column 5, column 4, column 3, column 2, and column 1 information.

Interfacing the HDSP-2000 Display to Microprocessors

Because of the complexity of dealing with alphanumeric information, a microprocessor based system is typically used in conjunction with the HDSP-2000 family displays. Depending upon overall systems configuration, microprocessor time available to dedicate to display support, and the type of information to be displayed, one may choose several different partitioning schemes to drive such a display.

Figure 3 shows four different techniques to interface the HDSP-200 family displays to microprocessor systems:

- 1. The REFRESH CONTROLLER interrupts the microprocessor at a 500 Hz rate to request refresh data for the display.
- 2. The DECODED DATA CONTROL-LER accepts 5 x 7 matrix data from the microprocessor and then automatically refreshes the display with the same information until new data is supplied by the microprocessor.

- The CODED DATA CONTROLLER accepts ASCII data and interfaces like a RAM to the microprocessor.
- 4. The DISPLAY PROCESSOR CON-TROLLER (HDSP-247X series) employs a dedicated single chip microprocessor as a data display/ control/keyboard interface which has many of the features of a complete terminal.

The interface techniques depicted are specifically for the 8080A or 6800 microprocessor families. Extension of these techniques to other processors should be a relatively simple software chore with little or no hardware changes required.

The choice of a particular interface is an important consideration because it affects the design of the entire microprocessor system. The **REFRESH CONTROLLER provides the** lowest cost interface because it uses the microprocessor to provide ASCII decoding and display strobing. Because the ASCII decoder is located within the microprocessor system, the designer has total control over the display font within the program. This feature is particularly important when the system will be used to display different languages and special graphic symbols. However, the **REFRESH CONTROLLER requires a** significant amount of microprocessor time. Furthermore, while the interrupt allows the refresh program to operate asynchronously from the main program, this technique limits some of the software techniques that can be used in the main program.

The DECODED DATA CONTROLLER requires microprocessor interaction only when the display message is changed. Like the REFRESH CONTROL-LER, the ASCII decoder is located within the microprocessor program. However, the time required to decode the ASCII string and store the resulting 5 x 7 display data into the interface requires several milliseconds of microprocessor time.

The CODED DATA CONTROLLER also requires interaction from the micro-

processor system only when the display message is changed. Because the ASCII decoder is located within the display interface, the microprocessor requires much less time to load a new message into the display.

The DISPLAY PROCESSOR CONTROL-LER, the HDSP-247X series, is the most powerful interface. The software within the DISPLAY PROCESSOR CON-TROLLER further reduces the host microprocessor interaction by providing more powerful left and right data entry modes compared to the RAM entry mode of the DECODED DATA and CODED DATA CONTROLLERS. The DISPLAY PROCESSOR CONTROLLER can also provide features such as a Blinking Cursor, Editing Commands, and a Data Out function. One version of the DISPLAY PROCESSOR CON-TROLLER allows the user to provide a custom ASCII decoder for applications needing a special character font.



Figure 3. Four different techniques to interface the HDSP-2000 Alphanumeric Display to a Microprocessor System.





Refresh Controller

The REFRESH CONTROLLER circuit depicted in Figure 4 operates by interrupting the microprocessor every two milliseconds to request a new block of display data and column select data. Display data is loaded from the data bus into the serial input of the HDSP-2000 via a 74165 parallel in, serial out shift register. The 74LS293 counter and associated gates insure that only seven clock pulses are delivered to the shift register and the HDSP-2000 for each word loaded. Column Select data is loaded into a 74174 latch which, in turn, drives the column switch transistors. The circuit timing relative to the microprocessor clock and I/O is depicted in Figure 5.

The 6800 software necessary to support this interface is divided into two

separate subroutines, "RFRSH" and "LOAD" (Figure 6). This approach is desirable to minimize microprocessor involvement during display refresh. The subroutine "RFRSH" loads a new set of decoded display data from the microprocessor scratchpad memory into the interface at each interrupt request. The subroutine "LOAD" is utilized to decode a string of 32 ASCII characters into 5 x 7 formatted display data and store this data in the scratchpad memory used by "RFRSH".

Figures 7 and 8 depict two different software routines for interfacing the REFRESH CONTROLLER to an 8080A microprocessor. The two subroutines shown in Figure 7 are functional replacements for the 6800 program shown in Figure 6. The programs shown in Figures 6 and 7 require a 5N byte scratchpad memory where N is the display length. The routine in Figure 8 eliminates this scratchpad memory by decoding and loading data each time a new interrupt request is received.

Because the microprocessor system is interrupted every 2 ms, proper software design is especially important for the REFRESH CONTROLLER. The use of the scratchpad memory significantly reduces the time required to refresh the display. The fastest program, shown in Figure 6, uses in-line code to access data from the buffer and output it to the display. This program requires 3.7% + .50N% of the available microprocessor time for a 1 MHz clock. The program shown in Figure 7 is similar to the one shown in Figure 6, except that it uses a program loop



Figure 5. REFRESH CONTROLLER timing.

instead of the in-line code. This program uses 5.4% + .93N% of the microprocessor time for a 2MHz clock. These programs utilize a subroutine "LOAD" which is called whenever the display message is changed. This subroutine executes in 10.2 ms and 7.5 ms respectively for Figure 6 and Figure 7. The program in Figure 8 uses 7.6% + 1.35N% of the microprocessor time for a 2 MHz clock. A 50% reduction in the previously described microprocessor times can be achieved by using faster versions of the 6800 and 8080A microprocessors.

The ASCII to 5 x 7 dot matrix decoder used by the programs in Figures 6, 7, and 8 is located within the microprocessor program. This decoder requires 640 bytes of storage to decode the 128 character ASCII set. The decoder used by these controllers is formatted so that the first 128 bytes contain column 1 information; the next 128 bytes contain column 2 information, etc. Each byte of this decoder is formatted such that D₆ through D₀ contain Row 7 through Row 1 display data respectively. The data is coded so that a HIGH bit will turn the corresponding 5 x 7 display dot ON. This decoder table is shown in Figure 9. The resulting 5 x 7 dot matrix display font is shown in the HDSP-2471 data sheet.

Decoded Data Controller

The DECODED DATA CONTROLLER circuit schematic for a 32 character display is depicted in Figure 10. The circuit is specifically designed for interface to an 8080A microprocessor. This circuit is designed to accept and store in local memory all of the display data for a 32 character HDSP-2000 display (1120 bits). The microprocessor loads 160 bytes of display data into the two 1 K x 1 RAM's via the 74165 parallel in, serial out shift register. Each byte of data represents one column of display data. The counter string automatically generates the proper address location for each serial bit of data after initialization by MEM W, the character address, and the desired column. Once the loading is complete, the counter sequentially loads and displays each column (224 bits) of data at a 90 Hz rate (2 MHz input clock rate). The timing for this circuit is shown in Figure 11. The software required to decode a 32 character ASCII string is shown in Figure 12. This program decodes the 32 ASCII characters into 160 bytes of display data which are then stored in the controller. The program requires about 6.6 ms, for a 2 MHz clock, to decode and load the message into the DECODED DATA CONTROLLER. This program also uses the same decoder table as shown in Figure 9.

Coded Data Controller

The CODED DATA CONTROLLER (Figure 13) is designed to accept ASCII coded data for storage in a local 128 x 8 RAM. After the microprocessor has loaded the RAM, local scanning circuitry controls the decoding of the ASCII, the display data loading, and the column select function. With minor modification, the circuit can be utilized for up to 128 display characters. The RAM used in this circuit is an MCM6810P with the Address and Data inputs isolated via 74LS367 tri-state buffers. This allows the RAM to be accessed either by the microprocessor or by the local electronics. The protocol is arranged such that the microprocessor always takes precedence over the local scanning electronics. The "Write" cycle timing for the CODED DATA CONTROLLER is depicted in Figure 14. This circuit, as with the DECODED DATA CONTROLLER, requires no microprocessor time once the local RAM has been loaded with the desired data.

The circuit shown in Figure 13 shows a CODED DATA CONTROLLER designed for a 32 character HDSP-2000 alphanumeric display. The key waveforms shown in Figure 15, labeled (1), (2), and (3), are shown to simplify the analysis of this circuit. Label ① is the 1 MHz clock. Label (2) is the output of 7404 pin 2 which is the inverted Q_D output of the 74197. Label ③ is the output of the 7404 pin 6 which is the ANDed output of $2Q_{B}$, $2Q_{C}$, and $2Q_{D}$ of the 74393. The Motorola 6810 RAM stores 32 bytes of ASCII data which is continuously read, decoded, and displayed. The ASCII data from the RAM is decoded by the Motorola 6674 128 character ASCII decoder. The 6674 decoder has five column outputs which are gated to the Data Input of the display via a 74151 multiplexer. Strobing of the display is accomplished via the 74197, 74393, and 7490 counter string. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 6674. As shown by waveform (2), the 74197 also enables seven clock cycles to be gated to the clock input of the display. The 74393 is a divide by 256 counter connected so that the five lowest order outputs select each of the 32 ASCII characters within the RAM. The three highest order outputs determine the relationship between load time and column on time. When $2Q_B = 2Q_C =$ $2Q_D = 1$ of the74393, waveform ③ goes to a logical 1. The circuit then scans 32 characters from the RAM and serializes the column data by counting through each of the seven rows of the 6674 and gating the appropriate column of the display. During the seven counts when $2Q_B$, $2Q_C$, and $2Q_D$ of the 74393 are not equal to a logical 1, the column data is displayed, as shown in waveform ④). The duty factor of the display shown in Figure 13 is 17.5%.

Changing the display length to 64 characters is a simple modification. This configuration can be easily realized by disconnecting 2Q_B of the 74393 from the 7410 and connecting it through the remaining tri-state buffer on the 74LS367 and using the 6810 RAM to store 64 ASCII characters. By leaving only $2Q_{C}$ and $2Q_{D}$ attached to the 7410, the column on time of the display is reduced from 17.5% to 15%. This reduction is caused because the relationship between actual column on time and theoretical column on time is 3/4 as opposed to 7/8 for the 32 characters. Since the display length has been doubled, the drive transistors must be upgraded to handle the higher column currents.

To implement a 128 character display, several modifications are needed. These changes are incorporated into the circuit in Figure 16. First, the input clock frequency has been increased to 2 MHz. This has been done to maintain a refresh rate of approximately 100 Hz for each digit, thus providing a flicker-free display. This higher speed of operation causes propagation delay problems within the MCM6674 (NMOS) whose maximum access time is 350 ns. For this

LOC		OBJEC [.] CODE	Г	SOURCE S	TATEME	NTS	
0000 0002 0003	BF BI 06	05 04 00		* CDVR RDVR DECDR POINT COLMN COUNT	EQU EQU EQU RMB RMB RMB		\$BF05 \$BF04 \$0600 2 1 2
0005 0007 0009 000B 000C	00	AD		ASCII DISPNT DCRPNT COLCNT DIGCNT	FDB RMB RMB RMB RMB		DATA 2 2 1 1
000D 00AD				BUFFR DATA	RMB RMB		160 32
0400 0400 0402 0405 0407 0409 040C 040E	86 B7 DE A6 B7 A6 B7	FF BF 00 00 BF 01 BF	05 04 04	RFRSH LOOPHH	ORG LDA STA LDX LDA STA LDA STA	A A A A A · ·	\$0400 I, \$FF D, POINT X, 0 E, RDVR X, I E, RDVR
04A2 04A4 04A7 04A9 04AE 04B0 04B2 04B4 04B6 04B8 04BB 04BC 04B8 04BC 04C0 04C3 04C3 04C7 04C3 04C7 04C8 04CC 04CC	A6 B7 96 B7 D6 CB D7 24 7C OD 79 B CE DF DF DF 86 97 3B	1F BF 02 BF 10 00 20 00 03 00 00 00 00 00 00 00 00 00 00 00	04 05 00 02 0D	LOOPA LOOPB	LDA STA CMP BEQ LDA ADD STA BCC SEC ROL SEC ROL LDX LDX LDX LDX LDX STA RTI	• A A A A A B B B B A A A	X, 31 E, RDVR D, COLMN E, CDVR I, \$EF LOOPB D, POINT +1 I, 32 D, POINT +1 LOOPA E, POINT E, COLMN I, BUFFER D, COUNT D, COUNT I, \$FE D, COLMN
04CF 04D0 04D3 04D5 04D9 04DB 04DF 04E1 04E3 04E5 04E8 04EA 04EA 04EC 04EF 04F2 04F4 04F2 04F4 04F2 04F4 04F6 04F6 04FF 04FC 04FF 0502 0504 0506 0508	5FE DF 86 97 98 97 98 97 97 97 97 97 97 97 97 97 97 97 97 97	00 07 06 09 05 08 20 06 03 00 06 05 00 05 00 05 00 05 00 07 00 66 00 7 00 07 00 07 00 00 07 00 00 05 00 05 00 05 00 05 00 05 00 05 05	OD 05 0C	LOOP I LOOP 2 LOOP 3	CLR LDX STX LDA STA LDA STA ADD BCC INC STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA ADD BCC BCC INC STA LDA STA LDA STA ADD BCC STA LDA STA STA ADD STA STA ADD STA STA ADD STA LDA STA ADD STA ADD STA LDA STA ADD STA LDA STA ADD STA STA ADD STA STA ADD STA STA ADD STA STA STA STA STA STA STA STA STA STA	B AAAAAA A A A A A A A B	I, BUFFR D, DISPNT I, -DECDR D, DCRPNT I, 5 D, COLCNT I, 32 D, DIGCNT D, ASCII+1 LOOP2 E, ASCII D, ASCII+1 D, ASCII+1 D, ASCII+1 D, ASCII X, 0 D, ASCII D, DCRPNT+1 D, DCRPNT X, 0 D, DISPNT E, DIGCNT LOOP3 I, \$80 LOOP4 E, DCRPNT
050B 050E 0510	7A 26 39	00 CD	OB	LOOP4	DEC BNE RTS		e, colcnt Loop1

Figure 6. 6800 Microprocessor Program utilizing a 160 Byte RAM Buffer that interfaces to the REFRESH CONTROLLER.



Figure 6. 6800 Microprocessor Program utilizing a 160 Byte RAM Buffer that interfaces to the REFRESH CONTROLLER (cont.).

reason, the MCM6674 must be replaced by a faster Bipolar PROM. If this PROM is programmed with the code listed in Figure 17, it will decode a character font identical to the MCM6674. This same propagation delay problem is present with the MCM6810 RAM. Following worst case design procedures, the MCM68A10 1.5 MHz RAM should be used. To accommodate the additional address line made necessary by the display length expansion, the two 74LS367 tri-state buffers have been replaced with the 74LS244 octal version. Strobing of the display is accomplished using the 74197, 74393, and 7490 counter string. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 82S2708. The 74393 is a divide by 256 counter connected so that the seven lowest outputs select each of the 128 ASCII characters within the RAM. The previously unused input A/output QA of the 7490 has been used as an additional divide by 2 counter. Thus, when the highest output of the 74393, 2Q_D, and the Q_A output of the 7490 are NANDed through 7437, the basic relationship between load time and column on time is established. However, the external gating that has been added does affect the duty factor slightly. Although these additional gates increase the total package count by one, they perform the necessary function of ensuring that the column drivers are turned off before the clock is gated to the display. This prevents noise from being generated on the clock of the display and eliminates erroneous display data. The resultant duty factor is (23/32) (1/ 5) or 14.4%. Since the HDSP-2000 is rated at $I_{col(max)} = 410$ mA and

LOC		OBJEC CODE	Т	SOURCE STATEMENTS						
0004 0005 E500				RDVR CDVR DECDR	EQU EQU EQU	0004H 0005H 0E500H				
E000 E002 E003 E005	05 FE FF 00	E0 FF		POINT COLMN COUNT BUFFR	ORG DW DB DW DS	0E000H BUFFR 0FEH 0FFFFH 160				
E0A5 E0A7	A7 00	EO		ASCII DATA	ORG DW DS	0E0A5H DATA 32				
E400 E401 E402 E403 E406 E408 E400 E400 E40D E410 E411 E411 E411 E411 E417 E419 E418 E41E E422 E425 E428 E422 E425 E428 E428 E433 E433 E433 E433 E433 E433 E433 E43	F5 C5 E5 D3 D3 C2 A D3 C2 A D3 C2 A D3 C2 A D3 C2 A D3 C2 A D3 C2 A D3 C2 C2 A C3 C2 C3 C2 C3 C3 C3 C2 C3 C3 C3 C2 C3 C3 C3 C3 C3 C3 C2 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3	00 20 FF 05 04 00 05 EF 28 00 02 3A 05 00 02 3A 05 00 02 03 03	E0 E4 E0 E0 E0 E0 E0 E0 E0 E0	RFRSH LOOP FIRST END	ORG PUSH PUSH LHLD MVI OUT INX DCR JNZ LDA OUT CPI JZ SHLD RLC STALD SHLD RLC STALD SHLD DCX SHLD DCX SHLD POP POP POP RET	OE400H PSW B H POINT B, 32 A, OFFH CDVR A, M RDVR H B LOOP COLMN CDVR OEFH FIRST POINT COLMN END H, BUFFR POINT A, OFEH COLMN COUNT H COUNT H B COUNT H SSW				
E43E E441 E443 E446 E447 E448 E448 E44B E44D E44E	11 0E 2A 7E 23 22 26 6F 06	24 20 A5 A5 E5 05	EO EO EO	LOAD LOOP1	LXI MVI LHLD MOV INX SHLD MVI MOV MVI	D, BUFFR+31 C, 32 ASCII A, M H ASCII H, DECDR/256 L, A B, 5				
E450 E451 E452 E453 E455 E456 E459 E45A E45A	7E 12 7D C6 6F D2 24 7B C6	80 5A	E4	LOOP2 LOOP3	MOV STAX MOV ADI MOV JNC INR MOV ADI	A, M D A, L 80H L, A LOOP3 H A, E 22				
E45B E45D E45E E45F E462 E463 E465	5F 05 C2 7B C6 5F	20 50 5F	E4		MOV DCR JNZ MOV ADI MOV	SZ E, A B LOOP2 A, E 5FH E, A				
E466 E467 E46A	0D C2 C9	43	E4		DCR JNZ RET	C LOOP1				

Figure 7. 8080A Microprocessor Program utilizing a 160 Byte RAM Buffer that interfaces to the REFRESH CONTROLLER.



Figure 7. 8080A Microprocessor Program utilizing a 160 Byte RAM Buffer that interfaces to the REFRESH CONTROLLER (cont.).

LOC		OBJEC CODE	T	SOURCE S	TATEMENTS	
0004 0005 E500				RDVR CDVR DECDR	EQU EQU EQU	0004H 0005H 0E500H
E000 E002 E003 E005 E007	07 FE FF 00 00	E0 FF E5		ASCII COLMN COUNT BASE DATA	ORG DW DB DW DW DS	0E000H DATA 0FEH 0FFFFH DECDR 32
E400 E401 E402 E403 E404 E407 E408 E408 E408 E408 E400 E410 E412 E412 E414 E412 E414 E412 E414 E412 E412	F5 C55 E5 E5 E5 C4 E5 E5 C4 E5 E5 C4 E5 C4 E5 C4 C4 C5 E5 E5 C4 E5 C4 E5 C5 E5 C5 E5 C4 E5 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4 C4	05 00 FF 05 04 16 02 05 EF 3B 02 80 05 02 80 05 03 03	E0 E0 00 E4 E0 E4 E0 E0 E0 E0 E0 E0 E0	ORG RFRSH	PUSH PUSH PUSH LHLD XCHG LHLD LXI DAD MOV MVI MVI MVI OUT MOV ADD MOV LDAX OUT DCX DCR JNZ XCHG LDA OUT CPI JZ RLC STA MOV LXI DAD SHLD JMP MVI STA LXI SHLD LHLD DCX SHLD SHLD SHLD SHLD SHLD SHLD SHLD SHLD	0E400H PSW B D H BASE ASCII B, 31 B E, E C, 32 A, 0FFH CDVR A, B COUR H COUNN LOOP COLMN CDVR 0EFH FIRST COLMN L, B B, 0080H B BASE END A, 0FEH COLMN H, DECDR BASE END A, 0FEH COUNT H COUNT H D B PSW



Figure 8. 8080A Microprocessor Program that decodes a 32 Character ASCII String prior to loading into the REFRESH CONTROLLER.

there are 32 modules of four digits each, the transistors must source up to 32 times 410 mA or approximately 13 A.Darlington PNP power transistors (2N6285) with the proper resistors have been used to accomplish this task.

Display Processor Controller

The previously mentioned interface techniques provide only for the display of ASCII coded data. Such important features as a blinking cursor, editing routines, and character addressing must be provided by other subroutines in the microprocessor software. The DISPLAY PROCESSOR CONTROLLER is a system which utilizes a dedicated 8048 single chip microprocessor to provide these important features. This controller, as depicted in Figure 18, is a series of

DECODER ADDRESS FOR FIG. 7.8.12	DECODER ADDRESS FOR FIG.6	HDSP-2471 ROM ADDRESS						н	IFXID	FCIM		ТА							
E500	0600	080	08	30	45	7D	7D	38	7E	30	60	1E	3E	62	40	08	38	41	COLUMN ₁
		090	10	18	5E	/8	38	/8	38	30	38	30	38	80	20	12	48	01	
		040	00	00	00	14	24	23	30	00	00	00	80	80	00	08	00	20	
		080	3E ar	00	62	22	18	27	36	01	30	06	00	00	00	14	41	06	
		000	3E 70	7E 2E	/F 7E	3E 24	/F 01	/F 2E	/F	3E 70	/F 40	00	20 41	/F	/F	/F 41	/F	3E	
		000	/F	3E 20	75	20	20	3F 20	07	/F	03	03	20	00	02	41	04 70	40	
		0E0	00	აი 10	/r 00	30 40	30	30 20	10	20	/F 4.4	00	20	00	00	/0	70	30 24	
	0/00	100	10	10	20	40	04	30	01	30	44 FO	04	44	14	20	70	00	2A ()	
EDOU	0000	110	10	40 24	29 61	09 14	44	44	45	4A 42	20 45	04 41	49	14	30 75	10	44 75	03 12	COLUIVIN2
		120	00	24 55	01	14 7E	44 2 A	10	40	43 0P	40	41	4Z 2A	00	70	00	7 E 2 O	12	
		120	51	12	51	/1	2A 1/	15	47	71	10	41	26	5B	08	11	30 22	01	
		140	41	12 09	49	<u>4</u> 1	41	40	00	41	08	41	40	08	40	02	04	41	
		150	09	41	09	49	01	40	18	20	14	04	51	00	04	41	02	40	
		160	07	44	48	44	44	54	7F	14	08	44	40	7F	41	04	08	44	
		170	14	24	7C	54	3E	40	20	40	28	48	64	08	00	41	04	55	
E600	0700	180	3E	45	11	11	05	44	29	4D	48	04	49	08	20	04	44	55	COLUMN ₃
		190	78	7E	01	15	45	14	44	42	44	40	40	2A	02	15	49	7C	5
		IAO	00	00	00	14	7F	08	56	07	3E	3E	1C	3E	38	08	30	08	
		IBO	49	7F	49	49	12	45	49	09	49	49	36	3B	14	14	14	51	
		IC0	5D	09	49	41	41	49	09	41	08	7F	40	14	40	0C	08	41	
		ID0	09	51	19	49	7F	40	60	18	08	78	49	7F	08	7F	7F	40	
		IEO	0B	44	44	44	44	54	09	54	04	7D	44	10	7F	18	04	44	
		IFO	24	14	08	54	44	40	40	30	10	30	54	36	77	36	08	2A	
E680	0780	200	7F	40	29	21	05	38	2E	49	50	38	49	10	20	7C	3C	49	COLUMN ₄
		210	08	24	61	14	3C	15	3D	43	45	41	42	1C	02	12	41	12	
		220	00	00	03	7F	2A	64	20	00	41	00	2A	08	00	08	00	04	
		230	45	40	49	49	7F	45	49	05	49	29	00	00	22	14	08	09	
		240	55	09	49	41	41	49	09	51	80	41	40	22	40	02	10	41	
		250	09	21	29	49	01	40	18	20	14	04	45	41	10	00	02	40	
		260	00	30	44	44	48	54	02	54	04	40	3D	28	40	04	04	44	
5700		270	24	70	04	54	20	20	20	40	28	80	40	41	00	08	10	55	001110401
E700	0800	280	00	30	45	/D	/9	44	10	30	60	40	3E	60	10	02	04	41	COLUMN ₅
		290	04	18	5E	/8	40	/8	40	30	38	30	38	08	02	00	42	01	
			25	00	46	14 26	1Z 10	02 20	20	00	26	100	00	00	00 41	Uð 14	00	02	
		200	3Ľ 1F	75	40 26	ວບ ວວ	2E	37 /1	30 01	03 72	30 7E	00	35	/1	41	14 7E	75	2E	
		200	06	7 L 5 E	16	22	01	41 2E	07	72 75	63	00	/12	/11	20	00	04	JL ۸0	
		250 2F0	00	40	38	20	7F	08	00	30	78	00	00	44	00	78	78	38	
		2F0	18	40	04	20	00	7C	1C	3C	44	04	44	00	00	00	08	2A	

Figure 9. 128 Character ASCII Decoder Table used by the 6800 Refresh Program in Figure 6. 8080A Refresh Programs in Figures 7, 8, and 12, and the HDSP-2471 DISPLAY PROCESSOR CONTROLLER. Decoded 5x7 Display Font is shown in the HDSP-247X Data Sheet.







Figure 11. Data entry timing for DECODED DATA CONTROLLER.

printed circuit board subsystems available from Avago Technologies under the following part numbers:

- HDSP-2470 Controller with 64 character ASCII to 5 x 7 decoder
- HDSP-2471 Controller with 128 character universal ASCII to 5 x 7 decoder
- HDSP-2472 Controller with socket for user supplied custom coded ROM/PROM/ EPROM.

All of the controllers have the following features:

- Choice of character string length: 4 to 48 characters in increments of four characters
- Four modes of data entry Left Entry Right Entry RAM Entry (≤ 32 characters only) Block Entry

- Flashing Cursor Left Entry Only
- Data Out (≤ 32 characters only)
- Edit Functions

 Clear
 Display
 RIGHT
 Backspace
 ENTRY
 LEFT
 ForwardCursor
 ENTRY
 Insert
 Delete

These controllers have been designed to eliminate the burden of data handling between keyboard, display, and microprocessor. The product data sheet describes the technical function of the controllers in detail.

Interfacing the controller to microprocessor systems depends on the needs of the particular application. Figure 19 depicts a latched interface from a master microprocessor to the HDSP-247X series of controllers. These interfaces are utilized to avoid having the master processor wait for the controller to accept data.

In sophisticated systems, it may be desirable to have the HDSP-247X controller handle all of the keyboard/ display interface while the microprocessor reads edited messages from the controller DATA OUT port. This function can be achieved through the use of peripheral interface adapters (PIA) available from the microprocessor manufacturers. Figure 20 depicts a 6800 based system in which data may enter the display from either a keyboard or a microprocessor. This interface uses a 6821 PIA configured so that PB7 controls whether the microprocessor or keyboard enters data into the controller. The 6800 program is shown in Figure 21. Subroutine "LOAD" uses CA1 and CA2 to provide a data entry handshake that allows the 6800 to load data into the controller as fast as the controller can accept it. After the prompting message has been loaded, the microprocessor turns the control of data entry over to the keyboard. A signal from the keyboard



Figure 12. 8080A Microprocessor Program that decodes a 32 Character ASCII String prior to I oading into the DECODED DATA CONTROLLER.







Figure 14. Memory Write Timing for the 32 Character HDSP-2000 CODED DATA CONTROLLER.



Figure 15. Timing information for the 32 character HDSP-2000 CODED DATA CONTROLLER.

("ER" in the example) sets a flag within the 6821. Depending on how the 6821 is configured, the microprocessor can either test the flag or allow the flag to automatically interrupt the microprocessor. Subroutine "READ" would then be used to read the DATA OUT outputs from the controller into the microprocessor system. The microprocessor uses the CB₁ input of the 6821 PIA to determine when to read each of the 34 data output words into the system.

A similar PIA interface for the 8080A microprocessor is depicted in Figures 22 and 23.

The HDSP-247X series of controllers are programmed to default to "Left Entry" mode for a 32 character string of displays. If some other entry mode or string length is desired, it is necessary to either load the appropriate control word from the microprocessor or to provide a control word during

POWER ON RESET. The controller will read the DATA IN lines during RESET and interpret the contents as the control word. The circuit depicted in Figure 24 can be utilized to load any desired preprogrammed word into the HDSP247X controller, during power on.



Figure 16. 6800, 8080A, and Z-80 Interface to the 128 character HDSP-2000 CODED DATA CONTROLLER.

																		200	F1	F0	E4	E1	EF	F5	F4	FF	E9	FF	FF	F5	E4	FF	F5	F5	ROW 4
																		210	FF	F7	F7	F0	FD	F5	EA	FF	E4	EE	E8	FF	FD	FD	F7	F7	
																		220	EO	E4	E0	ΕA	EE	E4	E8	F0	E8	E2	FF	FF	EC	FF	E0	E4	
PROM							н	EXID	ECIN	/AL I	DATA	۱.						230	F5	E4	EE	E6	F2	E1	FE	E4	EE	EF	E0	EC	F0	E0	E1	E2	
ADDRESS																		240	ED	F1	EE	F0	E9	FC	FC	F3	FF	E4	E1	F8	F0	F5	F3	F1	
																		250	FE	F1	FE	EE	E4	F1	EA	F1	E4	E4	E4	E8	E4	E2	E0	E0	
																		260	E2	E1	F9	F1	F3	F1	EE	ED	F9	E4	E1	F4	E4	F5	F9	F1	
																		270	F9	F3	F9	F0	E4	F1	F1	F1	EA	EF	E2	E8	E0	E2	E0	F5	
080	FF	FF	E4	E1	E8	FF	E0	EE	E4	E0	FF	E0	E4	E0	EE	EE	ROW 1	280	F1	F0	E4	E1	E4	FB	F8	EA	E5	E2	E0	EE	F5	E8	FB	F1	ROW 5
090	FF	EE	EE	EE	EE	E0	EE	E1	FF	E4	EE	EE	FF	FF	FF	FF		290	F1	F1	F5	F5	F1	F8	EA	E1	ΕA	E4	E4	F1	F1	F5	F5	F1	
0A0	E0	E4	EA	EA	E4	F8	E8	EC	E2	E8	E4	E0	E0	E0	E0	E0		2A0	EO	E4	E0	FF	E5	E8	F5	E0	E8	E2	EE	E4	EC	E0	E0	E8	
0B0	EE	E4	EE	EE	E2	FF	E6	FF	EE	EE	E0	EC	E2	E0	E8	EE		2B0	F9	E4	FO	E1	FF	E1	F1	E8	F1	E1	EC	EC	E8	FF	E2	E4	
0C0	EE	E4	FE	EE	FE	FF	FF	EF	F1	EE	E1	F1	F0	F1	F1	EE		2C0	F5	FF	E9	F0	E9	F0	F0	F1	F1	E4	E1	F4	FO	F1	F1	F1	
0D0	FE	EE	FE	EE	FF	F1	F1	F1	F1	F1	FF	EE	E0	EE	E4	E0		2D0	FO	F5	F4	E1	E4	F1	ΕA	F5	ΕA	E4	E8	E8	E2	E2	E0	E0	
0E0	E6	E0	F0	E0	E1	E0	E2	ED	F0	E4	E1	FO	EC	E0	E0	E0		2E0	EO	EF	F1	F0	F1	FF	E4	E1	F1	E4	E1	F8	E4	F5	F1	F1	
0F0	F6	ED	E0	E0	E4	E0	E0	E0	E0	F1	E0	E2	E4	E8	E8	EA		2F0	F6	ED	F0	EE	E4	F1	F1	F5	E4	E1	E4	E4	E4	E4	E0	EA	
100	F1	F0	E4	E1	E4	F1	E1	F1	E8	E4	E0	E4	F5	E4	F1	F1	ROW 2	300	F1	F0	E4	E1	E2	F1	F0	EA	E1	E4	E0	E4	EE	E4	F1	F1	ROW 6
110	F1	F5	F1	F1	F5	E5	ΕA	E1	F1	E4	F1	F1	F5	F1	F1	F5		310	F1	F1	F5	F5	F1	F0	ΕA	E1	F1	E4	E0	F1	F1	F5	F5	F1	
120	E0	E4	ΕA	ΕA	EF	F9	F4	EC	E4	E4	F5	E4	E0	E0	E0	E1		320	E0	E0	E0	ΕA	FE	F3	F2	E0	E4	E4	F5	E4	E8	E0	EC	F0	
130	F1	EC	F1	F1	E6	F0	E8	E1	F1	F1	EC	EC	E4	E0	E4	F1		330	F1	E4	F0	F1	E2	F1	F1	FO	F1	E2	EC	E8	E4	E0	E4	E0	
140	F1	ΕA	E9	F1	E9	FO	F0	F0	F1	E4	E1	F2	F0	FB	F9	F1		340	F5	F1	E9	F1	E9	F0	F0	F1	F1	E4	F1	F2	F0	F1	F1	F1	
150	F1	F1	F1	F1	E4	F1	F1	F1	F	F1	E1	E8	F0	E2	ΕA	E0		350	FO	F2	F2	F1	E4	F1	E4	FB	F1	E4	F0	E8	E1	E2	E0	E0	
160	E6	E0	F0	E0	E1	E0	E5	F3	FO	E0	E0	FO	E4	E0	E0	E0		360	E0	F1	F9	F1	F3	F0	E4	F1	F1	E4	F1	F4	E4	F5	F1	F1	
170	F9	F3	E0	E0	E4	E0	E0	E0	E0	F1	E0	E4	E4	E4	F5	F5		370	FO	E1	F0	E1	E5	F3	EA	F5	EA	F1	E8	E4	E4	E4	E0	F5	
180	F1	F0	E4	E1	E2	FB	E2	F1	FE	E2	E0	E4	EE	E8	FB	F1	ROW 3	380	FF	F0	FF	FF	E1	FF	E0	FB	E1	E0	FF	E0	E4	E0	EE	EE	ROW 7
190	F1	F5	F1	F1	F5	E2	ΕA	E1	ΕA	EE	F0	F1	F5	F1	F1	F5		390	FF	EE	EE	EE	EE	E0	FB	E1	FF	E4	E4	EE	FF	FF	FF	FF	
1A0	E0	E4	ΕA	FF	F4	E2	F4	E8	E8	E2	EE	E4	E0	E0	E0	E2		3A0	E0	E4	E0	EA	E4	E3	ED	E0	E2	E8	E4	E0	F0	E0	EC	E0	
1B0	F3	E4	E1	E1	ΕA	FE	F0	E2	F1	F1	EC	E0	E8	FF	E2	E1		3B0	EE	EE	FF	EE	E2	EE	EE	F0	EE	EC	E0	F0	E2	E0	E8	E4	
1C0	E1	F1	E9	F0	E9	F0	FO	F0	F1	E4	E1	F4	F0	F5	F5	F1		3C0	EE	F1	FE	EE	FE	FF	F0	EF	F1	EE	EE	F1	FF	F1	F1	EE	
1D0	F1	F1	F1	F0	E4	F1	F1	F1	ΕA	ΕA	E2	E8	E8	E2	F1	E0		3D0	F0	ED	F1	EE	E4	EE	E4	F1	F1	E4	FF	EE	E0	EE	E0	FF	
1E0	E4	EE	F6	EE	ED	EE	E4	F3	F6	EC	E1	F2	E4	FA	F6	EE		3E0	E0	EF	F6	EE	ED	EE	E4	EE	F1	EE	EE	F2	EE	F5	F1	EE	
1F0	F1	F1	F6	EF	FF	F1	F1	F1	F1	F1	FF	E4	E4	E4	E2	EA		3F0	FO	E1	F0	FE	E2	ED	E4	EA	F1	EE	FF	E2	E4	E8	E0	EA	

Figure 17. 82S2708 PROM listing.

Display Power Dissipation

The HDSP-2000 combines a significant amount of logic and display capability in a very small package. As such, on-board power dissipation is relatively high and thermal design of the display mounting becomes an important consideration. The HDSP-2000 is designed to permit operation over a wide range of temperature and supply voltages. The design of a heat sink to maintain a junction temperature of less than 125°C for a multiple package system where every electrical input operates at maximum voltage and current would be difficult at best. However, in virtually all applications, the actual power dissipation is only a small fraction of the maximum power dissipation, since V_{COL} is less than 5.25 V, only a fraction of the 35 LEDs are on at any time, and the duty factor is never 20%. The calculation of power dissipation is important since the result is largely a function of external circuit parameters. The minimization of power dissipation will reduce the amount of heat sinking required for the displays. Furthermore, by the Arrhenius model, the display reliability is increased by 40% for a 10°C reduction in junction temperature. Thus, reduced power dissipation or better heat sinking can also increase the reliability of the display system.

Calculation of power dissipation in the HDSP-2000 display family can be made using the following formulas:

$$P_{D} = P(I_{CC}) + P(I_{REF}) + P(I_{COL})$$

where

$$P(I_{CC}) = I_{CC1} V_{CC}$$

when V_{CC} is applied continuously to the display

$$P(I_{CC}) = I_{CC1} V_{CC} (t + T) / (t + T + T_B)$$
(9)

when V_{CC} is turned off during the time T_{B}

where

$$P(I_{REF}) = (I_{CC2} - I_{CC1}) V_{CC} (n/35)$$
(10)

when V_B is connected to V_{CC} and V_{CC} is applied continuously to display

$$P(I_{REF}) = 5 (I_{CC2} - I_{CC1}) V_{CC}$$
(n/35) D.F. (11)

when V_B is logical 0 during times t and T_B

(8) where

(7)

$$P(I_{COL}) = 5 I_{COL} V_{COL}$$

(n/35) D.F. (12)

where

n = average number of diodes illuminated per character

D.F. = column on time from equation (1) or (5)

 $I_{CC1} = I_{CC} (V_B = 0.4 V)$

 $I_{CC2} = I_{CC} (V_B = 2.4 V)$

P(I_{CC}) is the power which is dissipated in the logic within the shift register. P(I_{CC}) is constant regardless of n, or D.F. as long as voltage is applied to the V_{CC} pin. However, for low D.F., I_{CC} can be switched off during the time the display is blanked. P(I_{REF}) is the power dissipated in the logic to drive the current mirror output. Thus, if the output of the shift register and the V_B input are both logical 1, P(I_{RFF}) will be dissipated. P(I_{COL}) is the power dissipated within the LEDs and the constant current outputs during the time that V_{COL} is applied and the LEDs are on.

As can be seen from formulas (7) through (12) there are several techniques by which total power dissipation can be reduced:

- Reduce n
- Reduce V_{COL}
- Reduce D. F.
- Reduce V_{CC}
- \bullet Turn off V_{CC} when display is blanked

For most applications, $n \le 20$ dots. For example, the HDSP-2470 character generator has 3 characters with 20 dots on (#, @, B), 1 character with 19

dots on (zero), and 6 characters with 18 dots on (A,D,E,M,R,W). With custom PROM programming these 4 symbols (#, @, B, zero) can be modified to reduce the total number of dots on to 18 or less. The average of all 36 alphabetic and numeric symbols is 14.7 dots on. The calculations assume that every character has the same number of illuminated dots. This assumption can overstate the maximum power dissipation if the application includes a fixed number of spaces in the display.

Above 2.4 V V_{COL} for standard red devices and 2.75 V V_{COL} for GaP devices, I_{COL} is nearly constant. While it is possible to operate the columns of the HDSP-2000 display using fullwave rectified unregulated DC, lower power dissipation can be achieved by using the regulated V_{CC} supply. Then, V_{COL} is equal to V_{CC} minus the collector to emitter saturation voltage across the column switching transistors. Since the minimum recommended V_{COL} is 2.4 V or 2.75 V, PNP Darlington transistors with a silicon diode in series with the emitter can be used to lower the power dissipation within the display.

The time averaged luminous intensity for the display is equal to the peak luminous intensity on the data sheet times D.F. Thus, reduction in D.F. will also reduce the time averaged luminous intensity as well as power dissipation. For most indoor applications, a D.F. of 10% for standard red and 5% for GaP displays will provide satisfactory luminous intensity. For example, the 40 character HDSP-2470 system has a D.F. of 11.6%. However, a D.F. of 17% or higher is recommended for sunlight viewable applications for the GaP displays. The HDSP-2000 family of alphanumeric displays are specified for operation with a 5% tolerance 5 volt supply. A tighter tolerance supply will also reduce the power dissipation in the display.

Icc can be switched off during the time the display is blanked. Thus, power would be applied to the display; the shift register would be loaded with information; the columns would be turned on; and then the column current, $V_{B},\ and\ V_{CC}$ would be switched off until the next column refresh cycle. For low D.F., this can significantly reduce the power dissipation within the display. As D.F. increases, the display is blanked for a smaller portion of the refresh cycle and the power reduction is reduced. When the blanking time goes to zero, the power reduction also goes to zero.

For example, the maximum power dissipation for a four character HDSP-2000 display (n = 20, V_{COL} = 3.5 V, V_B = 2.4 V, D.F. = 17.5%, V_{CC} = 5.25 V) can be calculated as shown below:

P(I _{CC})	=	(60 mA) (5.25 V) 315 mW	(13)
P(I _{REF})	=	5 (95 mA – 60 mA) (5.25 V) (20/35) (0.175)	
	=	92 mW	(14)
P(I _{COL})	=	5 (410 mA) (3.5 V) (20/35) (0.175)	
	=	718 mW	(15)
P _D	=	$P(I_{CC}) + P(I_{REF}) +$	

 $P(I_{COL})$ = 1125 mW (16)







Figure 19. Latched interface to the HDSP-2470/-2471/-2472 DISPLAY PROCESSOR CONTROLLER.



Figure 20. 6800 Microprocessor Interface utilizing a 6820 PIA for an HDSP-2470/-2471/-2472 Alphanumeric Terminal.

* POR		GURATIC	N:					
^ 1. +	PORT A:	AO-PA7	OUTPUTS TO D	ATA IN O	F HDS	SP-247X	N/	READ
*	C	AT (IN) A2 (0)	UTPUT) MODE 00	00 CLEA	RED N	IPU READ PRA,	SET	$X \leftarrow ADDRESS OF STATUS$
* 1.	PORT B:	NEG EDG	E OF READY					POINT TO ADDRESS OF DATA DESTINATION
*	F	280-PB6 281 (IN	INPUTS DATA T PUT) MODE 00	D 6800 FI SETS FLA	Rom I .g Ne(DATA OUT OF H G EDGE OF DAT	IDSP-247X A VALID	
*	C	CB2 (IN CB2 (IN	PUT) MODE 000 PUT) MODE 007) SETS FL	AG NI AG NI	EG EDGE OF ER	KEY KFY	FORCE CA2 LOW: CLEAR CB1 FLAG
*	C	AUSING B7 (O	IRQ UTPUT) LOW	ENABLES	PA0-	PA7 TO MUX	,	CLEAR INTERRUPT REQUEST FROM IRQB
LOC	OBJE	ст	CODE	SOUR	CE ST			
	8008		PRA	FOU		\$8008		B←0
	8008		DRA	EQU		\$8008 \$8009		
	800A		PRB	EQU		\$800A		B ← B + 1 OUTPUT CYCLE
	800A 800B		CRB	EQU		\$800A \$800B		WAIT FOR
0000			MESSAGE	ORG RMB		\$0000 2		A ₇ ← CB1 FLAG SET ON NEGATIVE EDGE OF DATA VALID
0100			CTATUC	ORG		\$0100		
0100			CURSOR	RIVIB		1		CB1 FLAG CLEARED?
0102			DATA	RMB		32		
0400	CE	0100	READ	ORG LDX		\$0400 I, STATUS		B ≤ 10 YES
0403 0406	B6 5E	800A	LOOP1	LDA CLR	A B	E, PRB	CLEAR CB1 AND CB2	(LOOP 1)
0407	5C 86	800B	LOOP2	INC	B	E CDB		B = 33
0400 040B	2A	FA		BPL	D	LOOP2	WAIT FOR DATA VALID	LOAD
040D 040F	23	F2		HLS	D	LOOP1		
0411	B6	800A	LOOP3	LDA	A	E, PRB	READ AND CLEAR CB1	READ DATA OUT WORD
0416 0418	84 A7	7F 00		STA	A	1, \$7F X, 0	STORE IN RAM	
041A 041D	86 2A	800B FB	LOOP4	LDA BPL	A	e, CRB Loop4	WAIT FOR DATA VALID	$\begin{array}{c c} (X) \leftarrow A \\ \hline \\ STORE DATA OUT WORD \\ \hline \\ A \leftarrow (X) \\ \hline \\ \end{array}$
041F 0420	08 5A			INX DEC	В			READ ASCII CHARACTER
0421 0423	26 B6	F0 800A		BNE LDA	А	LOOP3 E, PRB	READ DATA	A ₇ ← CB1 FLAG FOR
0426 0428	84 A7	7F 00		AND STA	A A	I, \$7F X 0		EDGE OF DATA $X \leftarrow X + 1$
042A	39			RTS				
042B	DE A6	00	LOAD	LDX	Δ	D, MESSGE		CB1 FLAG CLEARED2 YES LAST CHARACTER? DENOTED BY FFH
042F	08	FE	200110	INX	^	1 ¢FF		
0430	27	0D		BEQ	^	ENDL	JUMP WHEN DONE	$\begin{array}{c} HO \\ X \leftarrow X + 1 \end{array} \qquad \begin{array}{c} MESSAGE \leftarrow X \\ MESSAGE \leftarrow X \end{array}$
0434	Б/ 7D	8008	100011	TST	A	E, PRA E, PRA	CLEAR CA1 AND CA2	NEXT OF NEXT
043A 043D	2A	8009 FB	LUUPII	BPL	А	LOOP11	WAIT	DATA Ý CHARACTER STRING
043F 0441	20 DF	EC 00	ENDL	BRA STX		LOOP10 D, MESSGE		
0443	39			RTS				
0500	7F	8009	START	ORG CLR		\$0500 E, CRA		(LOOP 3) B = 0?
0503 0506	7F 86	800B FF		CLR LDA	А	E, CRB I. \$FF		YES ↓ PRA ← A OUTPUT DATA WORD TO DISPLAY
0508 050B	B7 86	8008 24		STA L DA	A A	E, DRA		READ DATA OUT WORD
050D 0510	B7 86	8009 80		STA	A	E, CRA		FORCE CA2 LOW CLEAR CA1 FLAG
0512	B7	800A		STA	A	E, DRB		STORE DATA OUT WORD
0515	B7	800B		STA	A	E, CRB		WAIT A7 ← CA1 FLAG SET ON
0544	05		* PROCEDURE T	O LOAD I	HDSP	-247X SYSTEM		RETURN FOR READY READY
051A 051B	OE 7F	800A		CLI CLR		E, PRB	DISABLE KEYBD FROM MUX	YES
051E	RD	U42B		JSR		E, LOAD		(LOOP 11) CA1 FLAG CLEARED?
0521	7D	800A	* PROCEDURE T	O READ I TST	DATA	OUT OF HDSP- E, PRB	247X SYSTEM CLEAR CB1, CB2	NO
0524 0526	86 B7	80 800A		LDA STA	A A	l, \$80 E, PRB	ENABLE KEYBD TO MUX	(LOOP TO)
0529 042B	86 B7	0C 800B		LDA STA	A A	I, \$0C E. CRB	ENABLE IRQ.	
052E	0F			SEI		,	IRQ CAUSE JSR TO READ	

Figure 21. 6800 Microprocessor Program that interfaces to the circuit shown in Figure 14.



Figure 22. 8080A Microprocessor Interface utilizing an 8255 PIA for an HDSP-2470/-2471/-2472 Alphanumeric Terminal.

Similarly, a typical power dissipation for a four character HDSP-2000 display (n = 15, V_{COL} = 3.0 V, D.F. = 17.5%, V_{CC} = 5.00 V) can be calculated as:

$$P(I_{CC}) = (45 \text{ mA}) (5.00 \text{ V}) = 225 \text{ mW}$$
(17)

$$P(I_{REF}) = 5 (73 \text{ mA} - 45 \text{ mA}) (5.00 \text{ V}) (15/35) (0.175) = 52 \text{ mW} (18) P(I_{COL}) = 5 (335 \text{ mA}) (3.0 \text{ V})$$

$$\begin{array}{rcl} & = & 3 & (333 \text{ mA}) & (3.0 \text{ V}) \\ & & (15/35) & (0.175) \\ & = & 377 \text{ mW} \end{array} \tag{19}$$

 $P_D = P(I_{CC}) + P(I_{REF}) + P(I_{COL})$ = 654 mW (20)

Some typical power dissipations for other values of n, V_{COL} , D.F., V_{CC} , are shown in Figure 25. Note that at a D.F. of 17.5%, which would be appropriate for a sunlight viewable application, the

* •	Port (1. Por	CONFI RT A (N PA PC PC FL	gura 10de 0-pa 7 (oe 6 (ac ag po	ATION: 1 OUTPUT): 7 OUTPUTS T 8F) OUTPUT; 1 2K) INPUT; TO 27 (OBF) CLE	O DATA I TO CHIP S READY ARED BY (N OF HDSP-2 ELECT OUTPUT; SET	247X BY READY	ST	CREAD ORE MACHINE STATUS ON STACK	ζ	
* / * / * *	2. POR	RTB(N PB PC FL	10de 0-pb6 2 (sti Ag p0	1 INPUT): 5 INPUTS DAT B) INPUT; LOJ CO (INTR) CLE	A FROM ADS DATA ARED BY	DATA OUT C A ON NEG EE INPUT; SET I	PF HDSP-247X DGE OF DATA VALID 3Y DATA VALID				
*	3. POR	RT C: PC HI	4 OU Gh en	TPUT; LOW E NABLES KEYB	NABLES F OARD TO	PA0-PA7 TO I HDSP-247X	HDSP-247X		POINT TO ADDRESS OF STAT POINT TO ADDRESS OF DATA DESTINATION		
LOC	OB.	JECT		CODE	SOURCE	STATEMEN	rs		READ PB		
0000 0001 0001 0001				PA PB PC CNTRL	EQU EQU EQU EQU	OCH ODH OEH OFH			$B \leftarrow 0$		
E000 E002	0 02 2 00	E0		ASCII TEXT	ORG DW DS	0E000H TEXT 32			$A_0 \leftarrow INTR FLAG$		LOAD
E100 E107 E102	0 00 1 00 2 00			STAT ADDR DATA	ORG DB DB DS	0E100H 0 0 32		WAIT FOR DATA	$\begin{array}{c} OF DATA VALID \\ \hline \\ \hline \\ B \leftarrow B + 1 \\ N \end{array}$	AIT OR EXT	V HL ← ASCII POINT TO FIRST ASCII CHARACTER
E400 E407 E402 E402	D F3 1 F5 2 E5 3 C5			READ	ORG DI PUSH PUSH PUSH	OE400H PSW H B		VALID YES (LOOP :	Z) INTR FLAG CLEARED? OC	ISPLAY ATA UTPUT YCLE	♦ NOT DONE A ← (HL) READ ASCII CHARACTER
E404 E406 E409 E409 E409 E409 E409	4 0E 5 21 9 DB 3 06 D DB 5 04	20 00 0D 00 0E	EI	LOOP1 LOOP2	MVI LXI IN MVI IN INR	C, 32 H, STAT PB B, 0 PC B	FIRST WORD CLEAR INTR		$A \leftarrow PB$ CLEAR INTR FLAG (PC ₀) VES $B \le 10$		LAST CHARACTER? DENOTED BY FFH NO HL \leftarrow HL $+$ 1
E410 E417 E414 E416) 1F 1 D2 4 3E 5 B8	0D 0A	E4		RAR JNC MVI CMP	LOOP2 A, 10 B	WAIT UNTIL INTR IS SET		(LOOP)	1)	ASCII ← HL
E412 E419 E410 E410 E410 E410	7 DB 9 D2 0 77 0 23 E DB	OD OB OE	E4	LOOP3 LOOP4	IN JNC MOV INX IN	PB LOOP1 M, A H PC	WAIT UNTIL STATUS WORD STORE IN RAM		STORE DATA OUT WORD HL ← HL + 1		RETURN
E420 E427 E424 E426	0 1F 1 D2 4 DB 5 0D	1E 0D	E4		RAR JNC IN DCR	LOOP4 PB C	WAIT UNTIL INTR IS SET	WAIT	$A_0 \leftarrow INTR FLAG$		$ \begin{array}{c} $
E427 E427 E428 E420 E420 E421 E428 E428	7 C2 A 77 B C1 C E1 D FI E FB F C9	1C	E4		JNZ MOV POP POP EI RET	LOOP3 M, A B H PSW	STORE LAST WORD	DATA VALID YES (LOOP	EDGE OF DATA VALID	READ NEXT DATA OUT WORD	
E430 E433) 2A 3 7E 1 FF	00 FF	E0	LOAD LOOP5	LHLD MOV	ASCII A, M OFFH	FIRST WORD OF MESSAGE		$A \leftarrow PB$ CLEAR INTR FLAG (PC ₀)		A7 COBFELAG (PC7) SET ON NEGATIVE EDGE OF READY
E430 E439 E431	5 CA 9 D3 3 23	45 0C	E4		JZ OUT INX	ENDL PA H	OUTPUT TO DISPLAY		C ← C − 1		WAIT FOR READY
E430 E431 E431	DB 17 D2	OE 3C	E4	LOOP6	IN RAL JNC	PC LOOP6	WAIT		C = 0?	3)	
E442 E449 E440 E449	2 C3 5 23 5 22 9 C9	33 00	E4 E0	ENDL	JMP INX SHLD RET	LOOP5 H ASCII	NEXT WORD		YES ¥ HL ← A STORE LAST DATA OUT WORD		OBF FLAG CLEARED? (LOOP 6)
E44/ E440 E441 E450 E452 E454	A 3E C D3 E 3E D D3 2 3E 4 D3	A7 0F 0C 0F 05 0F		START	MVI OUT MVI OUT MVI OUT	A, 0A7H CNTRL A, 0CH CNTRL A, 05H CNTRL	PA OUTPUT, PB INPUT CLEAR INTE A SET INTE B		RESTORE MACHINE STATUS FROM STACK		NO (LOOP 5)
E456 E458 E457	5 3E 3 D3 A CD	08 0F 30	* E4	PROCEDURE	TO LOAD MVI OUT CALL	HDSP-247X A, 08H CNTRL LOAD	SYSTEM ENABLE A SIDE OF MUX				
E45I E45I E46	D 3E F D3 I FB	09 0F	*	PROCEDURE	TO READ MVI OUT EI	DATA OUT (A, 09H CNTRL	DF HDSP-247X SYSTEM ENABLE B SIDE OF MUX INT MUST CALL READ				

Figure 23. 8080A Microprocessor Program that interfaces to the circuit shown in Figure 17.



Figure 24. External circuitry to load a control word into the HDSP-2470/-2471/-2472 Alphanumeric System upon request.

maximum power dissipation can be reduced to under 1.0 W, while the typical power dissipation can be reduced to 0.60 W. In most indoor ambients, the D.F. can be reduced to 10% for standard red and 5% for GaP displays. Under these conditions the maximum power dissipation is 0.72 W or 0.52 W and the typical power dissipation is 0.43 W or 0.34 W. Thus, in power sensitive applications, GaP displays can be used to conserve power. Turning off V_{CC} during the time the display is blanked can further reduce the power dissipation. In this manner the maximum

power dissipation can be reduced .32 W and the typical power dissipation can be reduced to 0.20 W for the GaP displays.

Heat Sinking Considerations

For operation at the maximum temperature of 85° C, it is important that the following criteria be met:

a. $T_{PIN} \le 100^{\circ}C$

where T_{PIN} = temperature of hottest pin

The thermal resistance IC junction to case, Θ_{JC} , or IC junction to pin, Θ_{J} . PIN, is shown in Table 2. Using these factors, it is possible to determine the required heat sink power dissipation capability and associated power derating through the following equations:

$$T^* = \Theta^*_A P_D + T_A \tag{21}$$

$$T_J = T^* + \Theta_J^* P_D$$

where

* = Pin or Case

Device	ΘJC	Θ J-PIN
HDSP-2000 Series	20°C/W	25°C/W
HDSP-2300 Series	7.5°C/W	10°C/W
HDSP-2490 Series	7.5°C/W	13°C/W

For example, given Θ_{PIN-A} of 35°C/ W an ambient temperature of 60°C, and the operating conditions shown in equations (13), (14), and (16) the T_{PIN} and T_J for the HDSP-2000 family can be calculated as shown below:

Γ _{ΡΙΝ}	= (35°C/W) (1.12 W	/)
	+ 60°C	
	= 99°C	(23)

$$= 99^{\circ}C + (25^{\circ}C/W)$$

(1.12 W)
$$= 99^{\circ}C + 28^{\circ}C$$

$$= 127^{\circ}C$$
(24)

Тj

Heat sink design for the HDSP-2000 family of displays can be accomplished in a variety of ways. For single line applications, a maximum metalized printed circuit board such as shown in Figure 26 can be used. For example, the HDSP-2416/-2424/ -2432/-2440 display boards consist of 16, 24, 32 or 40 characters of HDSP-2000 displays mounted on a maximum metalized printed circuit board. The HDSP-2432 printed circuit board is 2.3" x 6.4" and has a Θ_{PIN-A} of about 45°C/W per package for a 1/2 ounce copper clad printed circuit. These display boards are designed for free air operation of 55°C and operation to 70°C with forced air cooling of 150 fpm normal to the rear side of the board, for displays operating at a PD of 1.00 watt or less.

Heat Sink Design for Operation Above 70°C

(22)

A free air operating temperature of 85°C can be achieved by heat sinking the display. Figure 27 depicts a two part heat sink which can be assembled using two different extruded parts. In this design, the vertical fins promote heat transfer due to naturally induced convection. Care should be taken to insure a good thermal path between the two portions of the heat sink. To optimize power handling capability, the heat transfer contact area between the printed circuit board metallization and the heat sink should be maximized. A thermally conductive silicon rubber sheet can be used to insulate the printed circuit board. Heat sink

	Maximum Power Dissipation Operating Conditions (Unless otherwise specified)	Power Dissipation	Maximum Power Dissipation Operating Conditions (Unless otherwise specified)	Power Dissipation
Assumptions Used in	$V_{CC} = 5.25 V$ $V_{COL} = 3.5 V$ $n = 20$ D.F. = .175 $V_{B} = logical 0 during$ $t (and T_{B})$ $T_{B} = 0$	1.12 W	$ \begin{array}{l} V_{CC} = 5.00 \ V \\ V_{COL} = 3.0 \ V \\ n = 15 \\ D.V. = .175 \\ V_B = logical \ 0 \ during \\ t \ (and \ T_B) \\ TT_B = 0 \end{array} $.65 W
1. Reduce n	n = 18	1.04 W		
2. Reduce n and V _{COL}	n = 18 V _{COL} = 3.0 V	.95 W		
3. Reduce V_{COL}	$V_{COL} = 3.0 V$	1.02 W	$V_{COL} = 2.4 V$.58 W
			V _{COL} = 2.75	.62 W
4. Reduce D.F.	D.F. = .10	.78 W	D.F. = .10	.47 W
	D.F. = .05	.55 W	D.F. = .05	.35 W
5. Reduce V _{COL} and D.F.	V _{COL} = 3.0 V D.F. = .10	.72 W	V _{COL} = 2.4 V D.F. = .10	.43 W
Ī	V _{COL} = 3.0 V D.F. = .05	.52 W	V _{COL} = 2.75 V D.F. = .05	.34 W
6. Reduce V _{COL} Turn-off V _{CC} .	D.F. = .10 X = .625	.66 W	D.F. = .10 X = .625	.39 W
during T _B	D.F. = .05 X = .375	.45 W	D.F. = .05 X = .375	.21 W
7. Reduce V _{COL} Reduce D.F., Turn-off V _{CC} during T _B	V _{COL} = 3.0 V D.F. = .10 X = .625	.60 W	V _{COL} = 2.4 V D.F. = .10 X = .625	.34 W
	V _{COL} = 3.0 V D.F. = .05 X = .375	.32 W	V _{COL} = 2.75 V D.F. = .05 X = .375	.20 W

where $x = \left[\frac{t+T}{t+T+TB}\right]$

Figure 25. Maximum and Typical Power Dissipation for the HDSP-2000/1/2/3 and HDSP-2300 Alphanumeric Displays

assemblies similar to the one shown in Figure 27 typically exhibit a thermal resistance, Θ_{PIN-A} , of 14°C/W per package for a 32 character display.

Copper or aluminum bars mounted underneath the displays can also be used to heat sink the display assembly. Heat generated within the displays is conducted through the ceramic substrate into the bar. The ends of the bar are mounted to a heat sink or to a metal front panel. The bar can be insulated from the pins of the display and the printed circuit board with a thermally conductive silicon rubber sheet. Figure 28 shows a metal plate with slots milled in the plate for each row of displays such that each horizontal row of displays straddles a bar.

A thermal resistance model for this heat sinking technique is shown in Figure 29. This model assumes that all heat generated in the display is generated in the center of each display package and that the ends of the bar are connected to an ideal heat sink. Then the temperature rise of the centermost display in the bar can be calculated as shown below:

$$T_{C} = 4 (\Theta/2) P_{D} + 3\Theta P_{D} + 2\Theta P_{D} + \Theta P_{D} + T_{A} = 8\Theta P_{D} + T_{A}$$
(25)

For display strings of an even number of n displays, the case temperature of the centermost displays can be calculated as

$$T_{\rm C} = (n^2/8) \Theta P_{\rm D} + T_{\rm A}$$
 (26)



Figure 26. Maximum metalized printed circuit for the Avago HDSP-2000.



Figure 27. Two-part heat sink for the HDSP-2000.



Figure 28. Multiline HDSP-2000 heat sink.



Figure 29. Thermal resistance model for multiline HDSP-2000 heat sink.

The effectiveness of this type of heatsink can be determined by calculating the thermal resistance of each section of bar under each display mm (0.25") thick times the rowto-row pin spacing of the display minus 2.54 mm (.10"). Thus, Θ can be calculated as shown below:

$$\Theta = \frac{L}{Ka}$$
(27)

where

- L = length of bar under each display, mm
- K = thermal conductivity of bar, W/mm°C (0.3937 W/mm°C for copper)
- a = cross sectional area of bar, mm²

If the displays are mounted in a strip socket such as the Robinson Nugent SB-25-100-G socket, then the bar cross sectional area could be 6.35

The T_C and T_J can be calculated for a 32 character HDSP-2000 display with a copper bar mounted under the row of displays for an ambient temperature of 85°C and the operating conditions shown in equations (13), (14), (15), and (16):

$$T_{C} = 8 (1.40^{\circ}C/W) (1.12 W) + 85^{\circ}C = 98^{\circ}C$$
(31)

Adding in the junction-to-case temperature rise as shown in equation (22), the T_J can be calculated as:

$$T_{J} = 98^{\circ}C + (20^{\circ}C/W) (1.12 W) = 98^{\circ}C + 22^{\circ}C = 120^{\circ}C$$
(32)

Intensity Control

An important consideration regarding display intensity is the control of the intensity with respect to the ambient lighting level. In dim ambients, a very



Figure 30. Intensity Modulation Control using a one shot multivibrator.

bright display will produce very rapid viewer fatigue. Conversely, in bright ambient situations, a dim display will be difficult if not impossible to read and will also produce viewer fatigue and high error rates. For this reason, control of display intensity with respect to the environment ambient intensity is an important consideration. The HDSP-2000 family of displays is ideally suited for wide ranges of ambient lighting since the intensity of these displays can be varied over a very wide dynamic range. The propagation delay between the V_R input and the time that the LEDs turn on or off is under a microsecond, allowing dynamic variations of over 2000 to 1 in display luminous intensity at a 100 Hz refresh rate.

Figure 30 depicts a scheme which will automatically control display intensity over a range of 10 to 1 as a function of ambient intensity. This circuit utilizes a resettable monostable multivibrator which is triggered by the column enable pulse. The duration of the multivibrator output is controlled by a photoconductor. At the end of a column enable pulse, the multivibrator is reset to insure that column current is off prior to the initiation of a new display shift register loading sequence. The output of this circuit is used to modulate either the V_B inputs of the HDSP-2000 displays or the column enable input circuitry. For maximum reduction in display power, both inputs should be modulated.

In the circuit shown in Figure 30, the photocell may be replaced by a 50 $K\Omega$ potentiometer to allow manual control of display intensity.

Figure 31 shows a manually adjustable dimming circuit that provides a very

wide range of display intensity. With a 100 Hz display refresh rate, a 4000 to 1 dynamic range of display intensity can be achieved. The Intersil ICM7555 timer is used as a retriggerable monostable multivibrator. The output of the timer is used to simultaneously pulse width modulate V_B, the display column current, and the display supply current. Initially the 100 pF capacitor is held discharged by the timer. At the negative transition of the trigger input the timer would normally allow the capacitor to charge, however the 2N3906 transistor keeps the capacitor discharged until the trigger input goes high. As soon as the trigger input goes high, the capacitor is charged by a constant current source formed by the RCA CA3084 transistor array. As soon as the voltage across the capacitor reaches $2/3 V_{CC}$ the output of the timer goes low, and the timer discharges the capacitor. The 2N3906 transistor always discharges the capacitor when the trigger is low, therefore the output of the timer stays high if the voltage across the capacitor never reaches 2/ 3 V_{CC}. For the values shown, t can be varied exponentially from .5 µs to about 1900 µs. Since Q1 and Q2 are monolithic transistors, t is relatively independent of temperature.

Figure 31 also shows a circuit to switch V_{CC} of the displays off during the time that the display is blanked. When the 2N2219A transistor is off, the LM350 provides a regulated 3 A 5 V output. However, when the 2N2219A transistor is turned on, the output of the LM350 regulator is reduced to 1.2 V. This reduces I_{CC} to under 10 mA per display. Capacitive loading of the regulator should be minimized as much as possible to maximize the switching speed.



Figure 31. Wide range intensity modulation control and power switching of display ICC to conserve power.

The Intensity and Color Matching

The luminous intensity and dominant wavelength of LED displays can vary over a wide range. If there is too great a difference between the luminous intensity or dominant wavelength of adjacent characters in the display string, the display will appear objectionable to the viewer. To solve the problem, all HDSP-2000 displays are categorized for luminous intensity. The category of each display package is indicated by a letter preceding the date code on the package. When assembling display strings, all packages in the string should have the same intensity category. This will insure satisfactory intensity matching of the characters. All HDSP-2000 family displays are categorized in overlapping intensity categories. All characters of all packages designated to be within a given letter category will fall within an intensity ratio of less than 2:1. For dot matrix displays, a character-tocharacter intensity ratio of 2:1 is not generally discernible to the human eye. Since the human eye is very sensitive to variations in dominant wavelength in the yellow and green region, all yellow and green HDSP-2000 family displays are also categorized for dominant wavelength. The dominant wavelength bin for each display package is indicated by a number code following the category letter code on the back of the package. The dominant wavelength bins are 3.5 nm wide for yellow and 4.0 nm wide for green. These dominant wavelength variations are generally not discernible by the human eye.

Display	Ambient Lighting			
Color	Dim	Moderate	Bright	
HDSP-2XX0 Standard Red	Homalite H100-1650 3M Panel Film R6510 Panelgraphic Dark Red 63 Ruby Red 60 Chequers Red 118 Rohm & Haas 2423	Homalite H100-1266 Gray H100-1250 Gray H100-1230 Bronze Rohm & Haas 2074 Gray 2370 Bronze		
HDSP-2XX1 (Yellow)	Homalite H100-1726 H100-1720 3M Panel Film A5910 Panelgraphic Yellow 27 Amber 23 Chequers Amber 107	Polaroid HNCP37 3M Light Control Film N00220 Panelgraphic Gray 15 Gray 10 Chequers Gray 105		
HDSP-2XX2 (HER)	Homalite H100-1670 3M Panel Film R6310 Panelgraphic Scarlet Red 65 Chequers Red 112		Polaroid HNCP-10	
HDSP-2XX3 (Avago Green)	Homalite H100-1440 H100-1425 Panelgrraphic Green 48 Chequers Green 107			

Contrast Enhancement

Another important consideration for optimum display appearance and readability is the contrast between the display "ON" elements and the background. High contrast can be achieved by placing a filter over the display. The filter, if properly chosen, will transmit the luminance of the light emitting elements while attenuating the luminance of the background.

Filter choice is dependent upon the LED display package, ambient lighting conditions and the desired front panel appearance. For alphanumeric displays in indoor lighting ambients a plastic or glass wavelength filter can be used. In sunlight ambients a neutral density circular polarizer sandwiched between two pieces of optically coated glass is recommended. Figure 32 lists the filter materials recommended for each particular display color. For further information please see Application Note 1015 on Contrast Enhancement for LED Displays.

Figure 32. Contrast enhancement filters.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

