

ACFL-6211U, ACFL-6212U

Bi-directional High-Speed, Low-Power Digital Optocoupler with R²Coupler™ Isolation in a Stretched 12-Pin Surface-Mount Plastic Package

Description


The ACFL-6211U and ACFL-6212U are dual-channel, bi-directional, high-speed digital CMOS optocouplers. The Stretched SO-12 package outline is designed to be compatible with standard surface-mount processes and occupies the same land area as the single-channel Stretched SO-8 package.

This digital optocoupler uses an insulating layer between the light emitting diode and an integrated photodetector to provide electrical insulation between input and output.

Each channel of the digital optocoupler has a CMOS detector IC with an integrated photodiode, a high-speed transimpedance amplifier, and a voltage comparator with an output driver. Each channel is also isolated from the other.

Broadcom R²Coupler™ technology provides reinforced insulation and reliability that deliver safe signal isolation critical in high-temperature industrial applications.

Functional Diagram



Truth Table	
LED	V _O
ON	LOW
OFF	HIGH

NOTE: Connecting a 1-μF bypass capacitor between pins 1 and 3 and pins 8 and 10 is recommended.

Features

- Wide temperature range: –40°C to +125°C
- 5V CMOS compatibility
- 40-kV/μs common-mode rejection at V_{CM} = 1000V (typ.)
- Low propagation delay:
 - ACFL-6211U: 25 ns at I_F = 10 mA (typ.)
 - ACFL-6212U: 60 ns at I_F = 4 mA (typ.)
- Compact, auto-insertable Stretched SO-12 packages
- Worldwide safety approval:
 - UL 1577 recognized, 5 kV_{RMS}/1 min.
 - CSA approved
 - IEC/EN/DIN EN 60747-5-5

Applications

- CANBus and SPI communications interface
- High-temperature digital/analog signal isolation
- Power transistor isolation

CAUTION! It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation that may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

Pin Description

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	V _{DD1}	Primary Side Power Supply	7	GND2	Secondary Side Ground
2	V _{OUT1}	Output 1	8	GND2	Secondary Side Ground
3	GND1	Primary Side Ground	9	V _{OUT2}	Output 2
4	AN2	Anode 2	10	V _{DD2}	Secondary Side Power Supply
5	CA2	Cathode 2	11	AN1	Anode 1
6	CA2	Cathode 2	12	CA1	Cathode 1

Ordering Information

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape & Reel	UL 5000 V _{RMS} / 1-Minute Rating	IEC/EN/DIN EN 60747-5-5	Quantity
ACFL-6211U	-000E	Stretched SO-12	X		X		80 per tube
	-060E		X		X	X	80 per tube
	-500E		X	X	X		1000 per reel
	-560E		X	X	X	X	1000 per reel
ACFL-6212U	-000E	Stretched SO-12	X		X		80 per tube
	-060E		X		X	X	80 per tube
	-500E		X	X	X		1000 per reel
	-560E		X	X	X	X	1000 per reel

To order, choose a part number from the Part Number column and combine it with the desired option from the Option column to form an order entry.


Example 1:

Choose ACFL-6212U-560E to order the product in an SSO-12 surface-mount package in tape and reel packaging with IEC/EN/DIN EN 60747-5-5 safety approval and RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

Package Outline Drawing

Figure 1: ACFL-621xU Package Outline Drawing



Dimensions in inches (millimeters)
Lead coplanarity = 0.004 inches (0.1 mm)
Mold flash on each side = 0.127 mm (0.005 in.) maximum

Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC standard, J-STD-020 (latest revision).

NOTE: Non-halide flux should be used.

Regulatory Information

The ACFL-6211U and ACFL-6212U are approved by the following organizations:

UL	UL 1577, component recognition program up to VISO = 5 kV _{RMS}
CSA	Approved under CSA Component Acceptance Notice #5
IEC/EN/DIN EN 60747-5-5	Approved under IEC/EN/DIN EN 60747-5-5

Insulation and Safety Related Specifications

Parameter	Symbol	ACFL-6211U / ACFL-6212U	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)	—	0.08	mm	Through the insulation distance conductor to the conductor, usually the straight line distance thickness between the emitter and the detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group (DIN VDE0109)	—	IIla	—	Material Group (DIN VDE 0109).

IEC/EN/DIN EN 60747-5-5 Insulation-Related Characteristic (Option 060E and 560E)

Description	Symbol	Characteristic	Units
Installation Classification per DIN VDE 0110/1.89, Table 1 For rated mains voltage ≤ 600 V _{RMS} For rated mains voltage < 1000 V _{RMS}	—	I-III I-III	—
Climatic Classification	—	40/125/21	—
Pollution Degree (DIN VDE 0110/1.89)	—	2	—
Maximum Working Insulation Voltage	V _{IORM}	1140	V _{PEAK}
Input to Output Test Voltage, Method b V _{IORM} × 1.875 = V _{PR} , 100% Production Test with t _m = 1 sec, Partial Discharge < 5 pC	V _{PR}	2137	V _{PEAK}
Input to Output Test Voltage, Method a V _{IORM} × 1.6 = V _{PR} , Type and Sample Test, t _m = 10 sec, Partial Discharge < 5 pC	V _{PR}	1824	V _{PEAK}
Highest Allowable Overvoltage (Transient Overvoltage, t _{ini} = 60 sec)	V _{IOTM}	6000	V _{PEAK}
Safety Limiting Values (Maximum values allowed in the event of a failure) Case Temperature Input Current Output Power	T _S I _{S,INPUT} P _{S,OUTPUT}	175 230 600	°C mA mW
Insulation Resistance at T _S , VIO = 500V	RS	10 ⁹	Ω

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Condition
Storage Temperature	T _S	−55	+150	°C	
Ambient Operating Temperature	T _A	−40	+125	°C	
Junction Temperature	T _J	—	+150	°C	
Supply Voltages	V _{DD}	0	6.5	V	
Output Voltage	V _O	−0.5	V _{DD} + 0.5	V	
Average Forward Input Current	I _F	—	20.0	mA	
Peak Transient Input Current (I _F at 1 μs pulse width, <10% duty cycle)	I _{F(TRAN)}	—	1 80	A mA	≤1 μs pulse width, 300 pps ≤1 μs pulse width, <10% duty cycle
Reverse Input Voltage	V _r	—	5	V	
Input Power Dissipation	P _I	—	40	mW	
Average Output Current	I _O	—	10	mA	
Output Power Dissipation	P _O	—	30	mW	
Lead Solder Temperature	260°C for 10 sec., 1.6 mm below seating plane.				
Solder Reflow Temperature Profile	See the Solder Reflow Temperature Profile section.				

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Supply Voltage	V _{DD}	3.0	5.5	V	
Operating Temperature	T _A	−40	125	°C	
Forward Input Current	I _{F(ON)}	4.0	15	mA	
Forward Off State Voltage	V _{F(OFF)}	—	0.8	V	
Input Threshold Current	I _{TH}	—	3.5	mA	

Electrical Specifications

Over recommended operating conditions. All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure
LED Forward Voltage	V_F	1.45	1.5	1.75	V	$I_F = 10\text{ mA}$, $T_A = 25^\circ\text{C}$	
		1.25	1.5	1.85	V	$I_F = 10\text{ mA}$	
VF Temperature Coefficient	—	—	−1.5	—	mV/°C	—	
Input Threshold Current	I_{TH}	—	1.3	3.5	mA	—	Figure 3
Input Capacitance	C_{IN}	—	90	—	pF	—	
Input Reverse Breakdown Voltage	BV_R	5.0	—	—	V	$I_R = 10\text{ }\mu\text{A}$	
Logic High Output Voltage	V_{OH}	$V_{DD} - 0.6$	—	—	V	$I_{OH} = -3.2\text{ mA}$	Figure 5
Logic Low Output Voltage	V_{OL}	—	—	0.6	V	$I_{OL} = 4\text{ mA}$	Figure 4
Logic Low Output Supply Current (per channel)	I_{DDL}	—	0.9	1.5	mA	—	
Logic High Output Supply Current (per channel)	I_{DDH}	—	0.9	1.5	mA	—	

ACFL-6211U High-Speed Mode Switching Specifications

Over recommended operating conditions: $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$. All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output	t_{PHL}	—	25	35	ns	$V_{in} = 4.5\text{V} - 5.5\text{V}$, $R_{in} = 390\Omega \pm 5\%$, $C_{in} = 100\text{ pF}$, $CL = 15\text{ pF}$ Output low threshold = 0.8V Output high threshold = 80% of Vdd	Figure 6, Figure 10, Figure 12	a, b, c
Propagation Delay Time to Logic High Output	t_{PLH}	—	25	35	ns			
Pulse Width Distortion	PWD	—	0	12	ns			
Propagation Delay Skew	t_{PSK}	—	—	15	ns			
Output Rise Time (10%–90%)	t_R	—	10	—	ns			
Output Fall Time (90%–10%)	t_F	—	10	—	ns			
Common Mode Transient Immunity at Logic High Output	$ CM_H $	15	25	—	kV/ μs	$V_{in} = 0\text{V}$, $R_{in} = 390\Omega \pm 5\%$, $C_{in} = 100\text{ pF}$, $V_{cm} = 1000\text{V}$, $T_A = 25^\circ\text{C}$		d
Common Mode Transient Immunity at Logic Low Output	$ CM_L $	15	25	—	kV/ μs	$V_{in} = 4.5\text{V} - 5.5\text{V}$, $R_{in} = 390\Omega \pm 5\%$, $C_{in} = 100\text{ pF}$, $V_{cm} = 1000\text{V}$, $T_A = 25^\circ\text{C}$		e

- The t_{PHL} propagation delay is measured from the 50% (V_{IN} or I_F) on the rising edge of the input pulse to the 0.8V of V_{DD} of the falling edge of the V_O signal. The t_{PLH} propagation delay is measured from the 50% (V_{IN} or I_F) on the falling edge of the input pulse to the 80% level of the rising edge of the V_O signal.
- PWD is defined as $|t_{PHL} - t_{PLH}|$.
- t_{PSK} is equal to the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- CM_H is the maximum tolerable rate of rise of the common mode voltage to ensure that the output will remain in a high logic state.
- CM_L is the maximum tolerable rate of fall of the common mode voltage to ensure that the output will remain in a low logic state.

ACFL-6212U Low-Power Mode Switching Specifications

Over recommended operating conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $3.0\text{V} \leq V_{DD} \leq 5.5\text{V}$. All typical specifications at 25°C and $V_{DD} = 5\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output	t_{PHL}	—	60	100	ns	IF = 4 mA, CL = 15 pF	Figure 8, Figure 13	a, b, c
Propagation Delay Time to Logic High Output	t_{PLH}	—	35	100	ns			
Pulse Width Distortion	PWD	—	25	50	ns			
Propagation Delay Skew	t_{PSK}	—	—	60	ns			
Output Rise Time (10%–90%)	t_R	—	10	—	ns			
Output Fall Time (90%–10%)	t_F	—	10	—	ns			
Common Mode Transient Immunity at Logic High Output	$ CM_H $	25	40	—	kV/ μs	Using Broadcom LED Driving Circuit, $V_{IN} = 0\text{V}$, $R1 = 330\Omega \pm 5\%$, $R2 = 330\Omega \pm 5\%$, $V_{CM} = 1000\text{V}$, $T_A = 25^{\circ}\text{C}$		d
Common Mode Transient Immunity at Logic Low Output	$ CM_L $	25	40	—	kV/ μs	Using Broadcom LED Driving Circuit, $V_{IN} = 4.5\text{V} - 5.5\text{V}$, $R1 = 330\Omega \pm 5\%$, $R2 = 330\Omega \pm 5\%$, $V_{CM} = 1000\text{V}$, $T_A = 25^{\circ}\text{C}$		e

- The t_{PHL} propagation delay is measured from the 50% (V_{IN} or I_F) on the rising edge of the input pulse to the 0.8V of V_{DD} of the falling edge of the V_O signal. The t_{PLH} propagation delay is measured from the 50% (V_{IN} or I_F) on the falling edge of the input pulse to the 80% level of the rising edge of the V_O signal.
- PWD is defined as $|t_{PHL} - t_{PLH}|$.
- t_{PSK} is equal to the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- CM_H is the maximum tolerable rate of rise of the common mode voltage to ensure that the output will remain in a high logic state.
- CM_L is the maximum tolerable rate of fall of the common mode voltage to ensure that the output will remain in a low logic state.

Package Characteristics

All typical at $T_A = 25^{\circ}\text{C}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V_{ISO}	5000	—	—	V_{RMS}	$RH \leq 50\%$, $t = 1\text{ min}$, $T_A = 25^{\circ}\text{C}$	a, b
Input-Output Resistance	R_{I-O}	—	10^{14}	—	Ω	$V_{I-O} = 500\text{ V dc}$	a
Input-Output Capacitance	C_{I-O}	—	0.6	—	pF	$f = 1\text{ MHz}$, $T_A = 25^{\circ}\text{C}$	a

- Device considered a two terminal device: pins 1 to 6 shorted together, and pins 7 to 12 shorted together.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $> 6000 V_{RMS}$ for 1 second.

Figure 2: Typical Diode Input Forward Current Characteristic




Figure 3: Typical Output Voltage vs Input Forward Current




Figure 4: Typical Logic Low Output Voltage vs Logic Low Output Current




Figure 5: Typical Logic High Output Voltage vs Logic High Output Current




Figure 6: ACFL-6211U (High-Speed) Typical Propagation Delay vs Temperature, $V_{IN} = 4.5\text{V}$, $R_{IN} = 390\Omega$, $C_{IN} = 100\text{pF}$ Figure 7: ACFL-6211U (High-Speed) Typical Propagation Delay vs Input Forward Current, $V_{IN} = 4.5\text{V}$, $R_{IN} = 390\Omega$, $C_{IN} = 100\text{pF}$, $T_A = 25^\circ\text{C}$ 

Figure 8: ACFL-6212U (5V) Typical Propagation Delay vs Temperature




Figure 9: ACFL-6212U (5V) Typical Propagation Delay vs Input Forward Current




Figure 10: ACFL-6212U (3V) Typical Propagation Delay vs Temperature




Figure 11: ACFL-6212U (3V) Typical Propagation Delay vs Input Forward Current




Figure 12: Recommended Application Circuit for ACFL-6211U High-Speed Performance





Figure 13: Recommended Application Circuit for ACFL-6212U Low-Power Performance



Test Circuits

Figure 14: Test Circuit for t_{PHL} , t_{PLH} , t_F , and t_R







Figure 15: Test Circuit for Common Mode Transient Immunity



Thermal Resistance Measurement

Figure 16 shows the ACFL-6211U/6212U diagram for measurement. This is a multichip package with four heat sources; the effect of heating of one die due to the adjacent dice are considered by applying the theory of linear superposition. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated and all the dice temperatures are recorded and so on until the fourth die is heated. With the known ambient temperature, die junction temperature, and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 4-by-4 matrix for our case of two heat sources.

R ₁₁	R ₁₂	R ₁₃	R ₁₄		P ₁		ΔT ₁
R ₂₁	R ₂₂	R ₂₃	R ₂₄		P ₂		ΔT ₂
R ₃₁	R ₃₂	R ₃₃	R ₃₄	.	P ₃	=	ΔT ₃
R ₄₁	R ₄₂	R ₄₃	R ₄₄		P ₄		ΔT ₄

R₁₁: Thermal Resistance of Die1 due to heating of Die1 (°C/W)

R₁₂: Thermal Resistance of Die1 due to heating of Die2 (°C/W)

R₁₃: Thermal Resistance of Die1 due to heating of Die3 (°C/W)

R₁₄: Thermal Resistance of Die1 due to heating of Die4 (°C/W)

R₂₁: Thermal Resistance of Die2 due to heating of Die1 (°C/W)

R₂₂: Thermal Resistance of Die2 due to heating of Die2 (°C/W)

R₂₃: Thermal Resistance of Die2 due to heating of Die3 (°C/W)

R₂₄: Thermal Resistance of Die2 due to heating of Die4 (°C/W)

R₃₁: Thermal Resistance of Die3 due to heating of Die1 (°C/W)

R₃₂: Thermal Resistance of Die3 due to heating of Die2 (°C/W)

R₃₃: Thermal Resistance of Die3 due to heating of Die3 (°C/W)

R₃₄: Thermal Resistance of Die3 due to heating of Die4 (°C/W)

R₄₁: Thermal Resistance of Die4 due to heating of Die1 (°C/W)

R₄₂: Thermal Resistance of Die4 due to heating of Die2 (°C/W)

R₄₃: Thermal Resistance of Die4 due to heating of Die3 (°C/W)

R₄₄: Thermal Resistance of Die4 due to heating of Die4 (°C/W)

P₁: Power dissipation of Die1 (W)

P₂: Power dissipation of Die2 (W)

P₃: Power dissipation of Die3 (W)

P₄: Power dissipation of Die4 (W)

T₁: Junction temperature of Die1 due to heat from all dice (°C)

T₂: Junction temperature of Die2 due to heat from all dice (°C)

T₃: Junction temperature of Die3 due to heat from all dice (°C)

T₄: Junction temperature of Die4 due to heat from all dice (°C)

T_a: Ambient temperature.

ΔT₁: Temperature difference between Die1 junction and ambient (°C)

ΔT₂: Temperature difference between Die2 junction and ambient (°C)

ΔT₃: Temperature difference between Die3 junction and ambient (°C)

ΔT₄: Temperature difference between Die4 junction and ambient (°C)


$$T_1 = (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4) + T_a \text{ -- (1)}$$

$$T_2 = (R_{21} \times P_1 + R_{22} \times P_2 + R_{23} \times P_3 + R_{24} \times P_4) + T_a \text{ -- (2)}$$

$$T_3 = (R_{31} \times P_1 + R_{32} \times P_2 + R_{33} \times P_3 + R_{34} \times P_4) + T_a \text{ -- (3)}$$

$$T_4 = (R_{41} \times P_1 + R_{42} \times P_2 + R_{43} \times P_3 + R_{44} \times P_4) + T_a \text{ -- (4)}$$

Figure 16: Diagram of ACFL-6211U/6212U for Measurement



Measurement data on a low K (conductivity) board:

R₁₁ = 181°C/W

R₂₁ = 103°C/W

R₃₁ = 82°C/W

R₄₁ = 110°C/W

R₁₂ = 91°C/W

R₂₂ = 232°C/W

R₃₂ = 97°C/W

R₄₂ = 86°C/W

R₁₃ = 85°C/W

R₂₃ = 109°C/W

R₃₃ = 180°C/W

R₄₃ = 101°C/W

R₁₄ = 112°C/W

R₂₄ = 91°C/W

R₃₄ = 91°C/W

R₄₄ = 277°C/W

Measurement data on a high K (conductivity) board:

R₁₁ = 117°C/W

R₂₁ = 37°C/W

R₃₁ = 35°C/W

R₄₁ = 47°C/W

R₁₂ = 42°C/W

R₂₂ = 161°C/W

R₃₂ = 53°C/W

R₄₂ = 30°C/W

R₁₃ = 32°C/W

R₂₃ = 39°C/W

R₃₃ = 114°C/W

R₄₃ = 29°C/W

R₁₄ = 60°C/W

R₂₄ = 33°C/W

R₃₄ = 34°C/W

R₄₄ = 189°C/W

Copyright © 2015–2023 Broadcom. All Rights Reserved. The term “Broadcom” refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

