




PCI9054RDK-860 BLOCK DIAGRAM





ECN HISTORY		
ECN NUMBER	DATE	NOTE
xxx-xxx	04/30/98	1. BOM signals added: R60, R61, R62, and R63 to include VFLS[1:0] and FRZ to the BDM connector. 2. Added pull up to D11 and D12: R64, R65, R66, R67, U29, and U30.
xxx-xxx	06/22/98	1. SDRAM: added ADDR MUX(U21,U22,U33): Changed MA[0:11] to SDRAM, Added R68 and R69 for A7 and A8. Changed WE#(GPL_A1#). 2. FLASH: Added 3.3V or 5V(VCC) PS Option. Changed WE#(BS_B0#). 3. SRAM: added BDIP# signal to the glue. 4. Power UP config: added D7,D9,D10 (U34,U35,U36) for the power up configurations. 5. Changed the PU/PD (R)s for the Power Up Configurations. 6. Added PU/PD (R)s for the MPC860 JTAG Port.
xxx-xxx	07/02/98	Added R78 & R79 (wait control input to UPM)
xxx-xxx	08/08/98	1. Removed SRAM: Lattice and SRAMS. 2. Changed R5 to 1K (EEDI/O pull down R). 3. Added Pull-Up Resistor(510 ohm) for BB#. 4. Added Pull-Down Resistor for TCK and TRST#(1K ohm). 5. Fixed SDRAM address MUX unit.
xxx-xxx	08/21/98	1. TSIZ0 (pin 92) and TSIZ1 (pin 91) were swapped.
xxx-xxx	6/25/02	1. Correct pull-up resistor at U1-166. It was R81, now is R83 2. Update BOM to reflect PCB board Rev 90-0002-300-A, and Document Number

NOTE: (otherwise specified)
1. All resistors are EIA case style 0805, 5% tolerance.
2. All .1uF caps are EIA case style 0805, 10% tolerance.
3. All 0K0 resistors are 1210 type and less than 0.01 ohms
(** indicates default, do not install other)









2,3,6,9,10 D[0:31]




These Resistors are not required.




Power Up Configuration




OSC (f)	MODCK1	MODCK2
4MHz OSC	1	1
50MHz OSC	1	0



Indicator LEDs




Wait Control Input to UPM



PLX TECHNOLOGY

780 Maude Ave., Sunnyvale, CA 94085
WWW.PLXTech.COM


Title	RESET	Rev	300
Size	Document Number		
Custom	91-0002-300-A		
Date:	Friday, July 12, 2002	Sheet	6 of 11



Note:
This connector is keyed for both 3.3V and 5V PCI I/O

Each power supply group pins must be tied together and have bypass capacitors (+5V, +12V, -12V, and +3.3V).


Each power group has .1uF and 10uF caps.



U27 option:

1. If LT1587CM (adjustable) is used, install R49 and R50 (default).
2. If LT1587CM-3.3 is used, do not install R49 and replace R50 with a jumper.

Local Bus 3.3VCC is selectable at manufacturing (R47 or R48):
Populate R47 if using 3.3V supply from the PCI connector
Populate R48 if using 3.3V supply from the Voltage regulator (default)



PLX TECHNOLOGY

780 Maude Ave. Sunnyvale, CA 94085
WWW.PLXTECH.COM

Title
PCI Edge Connector


Size
Custom



Document Number
91-0002-300-A

Date:
Friday, July 12, 2002

Sheet 7 of 11


Rev
300





Prototyping Footprints

Note: Place the 3 PLCC devices co-incident on the board; that is, they share common pins and the 20 fits inside the 44 which fits inside the 68.



PLX TECHNOLOGY

780 Maude Ave. Sunnyvale, CA 94085
WWW.PLXTECH.COM




Title BLOCK DIAGRAM



Size Custom Document Number 91-0002-300-A

Date: Friday, July 12, 2002

Rev 300

Sheet 9 of 11





PLX TECHNOLOGY 870 Maude Ave., Sunnyvale, CA 94085 WWW.PLXTECH.COM			
Title		LAYOUT	
Size	Document Number	Rev	
Custom	91-0002-300-A	300	
Date:	Friday, July 12, 2002	Sheet	11 of 11