

# **PEX 8604** Quick Start Hardware Design Guide

Version 1.3

September 2010

Website: <u>www.plx</u> Technical Support: <u>www.plx</u>

www.plxtech.com/support

Copyright  $\textcircled{\sc c}$  2009 by PLX Technology, Inc. All Rights Reserved – Version 1.3 September 22, 2010

© 2009 PLX Technology, Inc. All Rights Reserved.

PLX Technology, Inc. retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX products.

PLX Technology and the PLX logo are registered trademarks and ExpressLane is a trademark of PLX Technology, Inc.

Other brands and names are the property of their respective owners.

Document Number: PEX 8604-SIL-GSHDG-1.3

September 22, 2010

# Contents

Pr	eface	)	v
	Notic	e	v
	Revis	ion History	v
1	PC	I Express Link Interface	1
	1.1	Transmitter	2
	1.2	Receiver	3
	1.3	Reference Clock	4
	1.4	Spread Spectrum Clocking (SSC)	5
	1.4	.1 Spread Spectrum Clock Isolation	6
	1.5	Channel	7
2	PC	B Layout and Stackup Considerations	8
	2.1	PEX 8604 BGA Routing Escape and De-Coupling Capacitor Placement	8
	2.2	Add-in Board Routing	9
	2.3	System Board Routing	9
	2.4	Midbus Routing 1	0
	2.5	PCB Stackup Considerations 1	0
3	Nor	n-Transparent Port Function	1
4	Hot	-Plug Circuitry 1	2
5	JTA	AG Interface 1	3
6	I <sup>2</sup> C	Interface 1	4
7	PC	I Express Lane Good Indicators 1	4
8	Del	oug Functions 1	5
9	PE	X 8604 Strapping Balls 1	7
10	Po\	wer Supplies, Sequencing, and De-Coupling1	8
	10.1	Power Supplies1	8
	10.2	Power Sequencing 1	8
	10.3	Board-Level De-Coupling 1	9
11	Ref	erences	1

# Figures

Figure 1. Sample PCI Express Link Block Diagram	1
Figure 2. Single-Ended versus Differential Voltage	2
Figure 3. Transport Delay Delta	5
Figure 4. PEX 8604 RefClk Circuit	5
Figure 5. Single reference clock scheme (STRAP_SSC_ISO_ENABLE# pulled high)	6
Figure 6. Dual reference clock, SSC crossing scheme (STRAP_SSC_ISO_ENABLE# pulled high)	7
Figure 7. Add-In Card Routing to PCI Express Gold Fingers	9
Figure 8. System Board Routing to PCI Express Slot	9
Figure 9. PCI Express Midbus Routing Example	10
Figure 10. Enable NT Function with NT Strapping Balls	
Figure 11. Disable NT Function	11
Figure 12. SHPC Interface to PEX 8604 Block Diagram	12
Figure 13. JTAG Interface Block Diagram	13
Figure 14. I <sup>2</sup> C Interface Block Diagram	14
Figure 15. Power Plane Impedance versus Frequency	19
Figure 16. Capacitor Footprint Effects on Series Inductance	20

# Tables

Table 1. Receiver Equalization Settings	. 4
Table 2. Cross-Reference of Ball Names and Related Debug Signal Names	15
Table 3. Strapping Balls	17

# Preface

### Notice

This document contains PLX Confidential and Proprietary information. The contents of this document may not be copied nor duplicated in any form, in whole or in part, without prior written consent from PLX Technology, Inc.

PLX provides the information and data included in this document for your benefit, but it is not possible to entirely verify and test all the information, in all circumstances, particularly information relating to non-PLX manufactured products. PLX makes neither warranty nor representation relating to the quality, content, or adequacy of this information. The information in this document is subject to change without notice. Although every effort has been made to ensure the accuracy of this manual, PLX shall not be liable for any errors, incidental or consequential damages in connection with the furnishing, performance, or use of this manual or examples herein. PLX assumes no responsibility for damage or loss resulting from the use of this manual, for loss or claims by third parties, which may arise through the use of the PEX 8604, or for any damage or loss caused by deletion of data as a result of malfunction or repair.

Date	Version	Comments
September 2008	0.1	Preliminary Release
October 2008	1.0	Initial Release
		Updated Table 2
December 2008	1.1	Updated Table 3
		Other Minor Edits
December 2009	1.2	Made corrections to section 1.4.1
September 2010	1.3	Made corrections to max power number in section 10

#### **Revision History**

# Introduction

This Quick Start Hardware Design Guide is an overview of PLX Technology's ExpressLane<sup>™</sup> PEX 8604 PCI Express Switches and provides examples of how to connect to the various switch interfaces.

### 1 PCI Express Link Interface

PLX's PEX 8604 is a 4-Lane, 4-Port PCI Express 2.0 (Gen 2) compliant switch. *PCI Express 2.0* supports transfer rates of 2.5 GT/s and 5.0 GT/s per lane. The PEX 8604 supports the required 2.5 GT/s as well as the optional 5.0 GT/s on its physical interface. The Physical Media Attachment (PMA) Layer for each lane is implemented as a SerDes transceiver, which is composed of a transmit path and receive path. The transmit path typically contains a serializer, Phase Lock Loop (PLL), and Current Mode Logic (CML) driver. The receive path consists of a CML Receiver buffer, Clock and Data Recovery circuit (CDR), and a de-serializer.

As the *PCI Express Base Specification, Revision 2.0*, continues to mature, so does its description of the Physical Layer Electrical sub-block. A PCI Express serial Link is described in terms of four components – Transmitter, Receiver, Channel, and Reference Clock. The Transmitter and Receiver elements are typically integrated into PCI Express silicon. The channel and Reference Clock are implemented at the system level. The PCI Express interoperability matrix implies that all four elements must support 5.0 GT/s for the Link to successfully run at 5.0 GT/s. If any one element is not 5.0 GT/s compliant, the Link will not be able to operate beyond 2.5 GT/s. Another important concept is that 2.5 GT/s is **not** a subset of 5.0 GT/s. This implies that a design targeted to meet 5.0 GT/s might not successfully run in a 2.5 GT/s environment, if those design criteria are not met, as well.




Figure 1 illustrates a block diagram of a sample PCI Express link.

Figure 1. Sample PCI Express Link Block Diagram

### 1.1 Transmitter

A PCI Express Transmitter is typically a differential CML driver that transmits an 8b/10b encoded bitstream across the channel to the Receiver. The minimum differential voltage swing (V<sub>TX-DIFF-PP</sub>) of the Transmitter is 800 mV at both 2.5 GT/s and 5.0 GT/s. The DC common mode voltage can be anywhere between 0 and 3.6V; hence, AC-coupling capacitors are required to isolate the Transmitter's DC component from the Receiver's fixed 0V DC common mode voltage. The AC-coupling capacitor values must range between 75 nF and 200 nF, to ensure that the lower frequency components of the 8b/10b encoded data are not affected. Figure 2 illustrates what a generic PCI Express differential signal looks like, as compared to a single-ended signal.

Note: The swing values listed in Figure 2 (400 mV and 800 mV) do not reflect default PLX register values.

PCI Express Transmitters are required to support de-emphasis. The role of de-emphasis is to reduce the amount of energy used to transmit multiple successive bits of the same polarity (*that is,* non-transition bits), compared to the amount of energy used to transmit a set of transition bits (0 -> 1 or 1 -> 0). Transition bits have higher frequency components than non-transition bits and are, therefore, more distorted by the low-pass channel. This effect is also known as *Inter-Symbol Interference* (ISI), which is a source of deterministic jitter in the system.

The *PCI Express Base Specification, Revision 2.0* defines two de-emphasis levels for devices running at 5.0 GT/s, 3.0 to 4.0 dB and 5.5 to 6.5 dB. The desired de-emphasis level for a given Link is advertised by the downstream Ports of a switch during Link recovery. Endpoints and switch upstream capture this value and Set their de-emphasis level, accordingly. Longer Links should use 6.0 dB, whereas shorter Links can use the 3.5 dB level.

The standard de-emphasis level is selectable by way of the PEX 8604 Link Control 2 register *Selectable De-Emphasis* bit (Configuration register, offset 98h[bit 6]).




Figure 2. Single-Ended versus Differential Voltage

In addition to supporting the standard de-emphasis levels, the PEX 8604 has a number of programmable registers to control the Transmitter's characteristics, *such as* drive level and de-emphasis. Registers at offsets B98h and BA0h are the **SerDes Drive Level** registers. Registers at offsets BA8h and BB0h are the **Post-Cursor Emphasis Level** registers. The **SerDes Drive Level** and **Post-Cursor Emphasis Level** registers work in conjunction, to determine the transition and non-transition bits driver swing and de-emphasis ratio. The PLX driver is implemented as a two-tap driver. When transition bits are transmitted, the **SerDes Drive Level** and **Post-Cursor Emphasis Level** register levels are added together; for non-transition bits, the two values are subtracted. Using

#### Equation 1,

Example 1 presents a calculation of what the drive level and de-emphasis level would be for a given set of register values.

Systems with short Links and/or power-sensitive applications (*such as* mobile platforms) can optionally decide to use low-swing output drive levels (40 0 mV<sub>P-P</sub>). In the PEX 8604, this can be accomplished by setting the **SerDes Drive Level** register for a specific Lane to 01000b (400 mV<sub>P-P</sub>), and the **Post-Cursor Emphasis Level** register to 00000b (no de-emphasis).

#### Equation 1. PEX 8604 Transmitter Drive Level

- (a)  $V_{TRANS} = V_{DRV_LVL} + V_{POST_EMP}$
- (b)  $V_{NON-TRANS} = V_{DRV_LVL} V_{POST_EMP}$
- (c)  $V_{TX-DE-RATIO-3.5DB} = 20 \log (V_{POST\_EMP} / V_{DRV\_LVL})$

#### Example 1. Setting for Lane 0 Transmitter to 3.5 dB

Port 0 **SerDes Drive Level** register, offset B98h[4:0] = 01111b (750 mVpp) Port 0 **Post-Cursor Emphasis Level** register, offset BA8h[4:0] = 01101b (162.5 mVpp)

#### 1.2 Receiver

The Receiver's role is to recover the differential bitstream coming across the channel from the Transmitter, and latch it so it can be de-serialized and forwarded to the logical sub-block. The main components of a Receiver are the receive buffer and the CDR circuit.

The PCI Express receive buffer input threshold is 175 mV for 2.5 GT/s data rate and 120 mV for a 5.0 GT/s data rate. PCI Express Receivers are required to have a DC common mode voltage of 0V.

The receive buffer will provide bits to the CDR circuit, which samples each bit and forwards to the de-serializer. Digital-based CDRs must track the edges of the incoming bits and determine the best time to sample each bit, which is typically the center of eye (0.5 UI). The CDRs base Reference Clock(s) is provided by the PLL. A CDR must be able to track either a fixed phase offset (common clock system) or small continuous phase offset (non-common clock system) between the incoming data/clock and the CDRs base clock. Jitter on the base CDR clock and/or the incoming data stream can cause bit sampling errors to occur.

Although not explicitly mentioned in the PCI Express specification, Receivers may implement some form of Receiver equalization to help compensate for the low-pass characteristics of the channel. In general, Receiver equalization only needs to be used on longer channels.

The PEX 8604 provides a programmable receive equalization function. Each port has a set of **Receiver Equalizer** registers, located at offsets BB8h and BBCh, to control a group of 8 SerDes. Each individual SerDes has a 4-bit control word. Table 1 describes the Receiver equalization effects.

SerDes N Receiver Equalizer[3:0]	Equalization
0000b	Off
0010b	Low
0110b	Medium
1110b	High

### 1.3 Reference Clock

The Reference Clock is a key component to a Link that was often overlooked by system designers in first generation PCI Express systems. The Reference Clock provides a 100 MHz base frequency for the PLL. The PLL provides a frequency synthesis function, generating the higher speed clocks required to transmit data at a rate of either 2.5 GT/s or 5.0 GT/s. In designs that implement digital CDRs, the PLL output also provides the Reference Clocks to the CDR circuit; hence, jitter on the Reference Clock can affect both the Transmitter and Receiver components.


The PLL has a low-pass, jitter-filter transfer function from its reference input to the high speed output clocks; therefore, it is important to minimize the low-frequency jitter in the pass band of the PLL. Low-frequency jitter below the PLL loop bandwidth passes directly to output clocks, which, in turn, drives the Transmitter and CDR circuits. Jitter at the loop bandwidth is especially critical, given most PLLs have some amount of gain at the cut-off frequency. High-frequency jitter on the Reference Clock input above the loop bandwidth is typically attenuated, and is therefore of less concern.

The jitter transfer function of a CDR circuit is modeled as a high-pass filter. Low-frequency jitter, including Spread-Spectrum Clock (SSC) modulation, is tracked by the CDR circuit, whereas higher-frequency jitter content causes eye closure at the Receiver. The cut-off frequency of the CDR high-pass function is usually less than the cut-off frequency of the Transmitter PLL low-pass function. The pass band between these cut-off frequencies is where Reference Clock jitter causes the most problems.

In PCI Express, the cut-off frequency of the PLL is specified to be between 1.5 to 22 MHz for 2.5 GT/s and 8 to 16 MHz for 5.0 GT/s data rates. The purpose of these bandwidth ranges is to limit the difference in PLL bandwidth on the two sides of a Link. This is especially important for common clock systems, where the amount of jitter appearing at the CDR is defined by the difference function between the Tx and Rx PLLs.


Another mechanism that can increase jitter seen by a Receiver in common clocked systems is the fixed phase difference (transport delay delta) between Transmitter data at the CDR input and a Receiver's recovered clock, relative to the 100 MHz Reference Clock source. This delay should not exceed 12ns per PCI Express specification. The delay budget includes on-chip and off-chip delays. In general terms, all Reference Clock nets in a system should be matched within 38.1 cm (15 in.). Figure 3 illustrates Reference Clock transport delay delta.

The PEX 8604 PEX\_REFCLKn/p signal is the Reference Clock Input buffer. It has an internal DC-biasing circuit, and hence, should be AC-coupled from the RefClk source driver. Use 0.01 to 0.1  $\mu$ F capacitors (0603 or 0402-size) to AC-couple the Reference Clock input, as illustrated in Figure 4.



Transport Delay Delta = (T1+T2+T3) - (T4+T5) < 12 ns

Figure 3. Transport Delay Delta





### 1.4 Spread Spectrum Clocking (SSC)

Many PCI Express systems implement spread spectrum clocking in order to minimize EMI by spreading the spectral energy of the clock signal over a wide frequency band. In SSC systems, PCI Express components generally need to use a reference clock provided by the same source. This allows a transmitter PLL and receiver clock recovery function (CDR) to track the modulation frequency and stay in sync with each other. If only one side of the link uses a SSC reference clock and the other side does not, the transmitter and receiver circuits will not be able to properly track one another. For example, if a system designer implements a PCI Express add-in card that interfaces to an SSC system and also has a cable connection to a downstream card that is utilizing a constant frequency clock source (CFC), the downstream interface will not link-up. To solve this problem, a system designer using the PEX 8604 can either use the SSC isolation feature (explained in section 1.4.1) or provide a means to pass the SSC clock to the downstream component.

#### 1.4.1 Spread Spectrum Clock Isolation

The PEX 8604 provides a new feature that helps eliminate the issues that exist when trying to communicate between two different systems, where one or both of those systems use SSC clocking.


The PEX 8604 has the necessary buffering and logic required to allow the upstream port to operate using both an SSC clock and a constant frequency clock (CFC) source. This feature is enabled when the signal STRAP\_SSC\_ISO\_ENABLE# is pulled down to VSS. In order to use the SSC isolation feature, the upstream port must be port 0, and its programmed port width must be x2.

Enabling this feature increases latency within the PEX 8604, but provides the benefit of allowing downstream components to operate using an independent CFC clock source. If a PEX 8604 is placed into a system that uses spread spectrum clocking, and the SSC isolation feature is enabled, the downstream ports of the PEX 8604 will be clocked by a CFC clock source. System designers can then connect to a remote system without the requirements of sharing a reference clock source. The remote system must utilize a CFC clock source that meets the PCI Express +/-300ppm requirements.


Note: Please review the PEX 8604 Errata document for updates on the SSC isolation function

Figure 5 depicts running the PEX 8604 using the standard distributed clocking scheme for PCI Express. If SSC isolation is not used, the PEX\_REFCLK\_CFCp/n inputs can be left unconnected.

Figure 6 demonstrates a mixed SSC and CFC system that might exist when utilizing PEX 8604's SSC isolation feature. NOTE: When SSC isolation is used, the SSC clock must be connected to PEX\_REFCLKp/n.



#### Figure 5. Single reference clock scheme (STRAP\_SSC\_ISO\_ENABLE# pulled high)



#### Figure 6. Dual reference clock, SSC crossing scheme (STRAP\_SSC\_ISO\_ENABLE# pulled high)

#### 1.5 Channel

In PCI Express, the channel refers to the board level copper interconnects (including connectors) that lie between the Transmitter and Receiver balls. The channel is represented as a transmission line, which can be modeled by a distributed series of Resistance Inductance Conductance Capacitance (RLGC) circuits. A transmission line behaves like a low-pass filter due to frequency-dependent dielectric and conductor losses.

In PCI Express, the channel contributes to amplitude loss and deterministic jitter. It is important to minimize discontinuities, *such as* vias and stubs, to minimize channel effects.

A common issue that presents itself to PCI Express system designers is determining allowable channel length. This is a question that does not have a simple answer. The best way to determine if a particular channel length is allowable is to simulate the channel using PLX provided HSPICE models. The PCI Express Base Specification, *Revision 2.0* provides additional details for simulating a channel.

# 2 PCB Layout and Stackup Considerations

PCB layout is of critical importance for PCI Express systems. Numerous form factor specifications (*PCI Express Base Specification, Revision 2.0* and *PCI Express Card Electromechanical (CEM) Specification, Revisions 1.0a and 1.1*) exist for providing important implementation guidelines for a given form factor. It is important to understand the type of system being designed before starting layout. *For example*, the *PCI Express Card Electromechanical (CEM) Specification and 1.0* and *1.1*). Electromechanical (*CEM) Specification* defines two platforms, referred to as *system boards* and *add-in cards (boards)*. Each platform has its own criteria, in terms of jitter and loss budget, trace lengths and length matching, and so forth.

### 2.1 PEX 8604 BGA Routing Escape and De-Coupling Capacitor Placement

One millimeter pitch BGA package routing can typically escape two rows of balls per signal layer. Power and ground pads typically have small "dog-bone" nets from the pad to a via which will connect it with an internal power or ground plane. The PEX 8604 places all Transmitter and Receiver differential pairs on the outer two rows of balls. This means it should take one signal layer in a PCB stackup to escape the differential pairs from the BGA. All Transmitter and Receiver of a PCB.

Each pair is split between two rows on the package; hence, the pairs start off with a 1-mm (39.4-mil) offset. Small serpentines may be necessary to match the lengths within the pair. If the differential pairs are tightly coupled, make the serpentines as close to the launching end of the channel as possible, to allow the differential signal to be tightly coupled as it travels down the channel. If uncoupled differential pairs are used, only the total propagation delay of each half of the pair needs to be matched. This makes using uncoupled differential pairs simpler to route. There are two disadvantages to using uncoupled differential pairs; they take more board real estate to route, and they are not as immune to common mode noise.

The PEX 8604 is a full matrix, 1-mm pitch BGA. Hence, placing de-coupling capacitors underneath the BGA can be tricky. It is best to use 0201-sized ceramic capacitors under the BGA matrix (bottom layer), so that the capacitors can be placed as close to the power balls as possible. Refer to section 10.3 for more details.

### 2.2 Add-in Board Routing

The PEX 8604 Transmitter pairs escape on the top layer, but at some point must route to the bottom layer, to connect to the gold fingers. If a logic analyzer midbus footprint is placed in the routing path, the layer transition can occur at that point. This works out well, because the midbus footprint will have a significant number of ground vias, which provide effective ground plane stitching for the differential signal's return path. If a midbus footprint is not used, layer changing can occur at the AC-coupling capacitors. Dedicated ground vias can be placed near the capacitors, close to the signal vias, to provide a return path. One ground via per pair is ideal; however, one via per every two pair is acceptable.

Receiver differential pairs can route directly to the gold fingers. In any situation, the transition locations should have plenty of stitching ground vias.

PCI Express add-in boards must be length-matched within 5-mil. Differential pairs for PCI Express Gen 2 add-in boards should have a differential impedance of between 68 to 105 ohms (85 ohms, nominal).




Figure 7. Add-In Card Routing to PCI Express Gold Fingers

### 2.3 System Board Routing

System board routing is simplified slightly. Transmitter pairs can escape on the top layer from the BGA and route to AC-coupling capacitors. Similarly, Receiver pairs can escape on the bottom layer and directly route to the slot. Transmitter pairs can also transition to the bottom layer after the AC-coupling capacitors, to minimize the stub effects of a through-hole PCI Express slot.

PCI Express system boards must be length-matched within 10-mil. Differential pairs for PCI Express Gen 2 system boards should have differential impedance between 68 to 105 ohms (85 ohms, nominal).




Figure 8. System Board Routing to PCI Express Slot

### 2.4 Midbus Routing

Midbus footprints can be placed into the routing path, to provide an interface to various protocol analyzers, as well as provide a location to probe a signal using oscilloscopes. Transmitter pairs route on one side of the footprint, while Receiver signals route through the other side.




Figure 9. PCI Express Midbus Routing Example

### 2.5 PCB Stackup Considerations

Determining the PCB stackup is one of the most important steps in designing and implementing a system. The PCB stackup should be determined prior to board routing, because it will determine the trace width and spacing requirements necessary to achieve a particular characteristic impedance and differential impedance. After the stackup is known, the trace width can be selected. For a single-ended signal, this is enough to determine the characteristic impedance of that trace. For differential signals, the last step is to determine the separation between the positive and negative conductors, to achieve the needed differential impedance.

Additionally, a PCB stackup can determine the power supply de-coupling scheme for a device. Parallel plane capacitance exists between a PCB's DC power and ground planes. PCB reference planes have an insignificant amount of series inductance; therefore, their effective frequency range is much higher than that of discrete capacitors.

PCB traces can be implemented as one of two types of transmission lines – microstrip and stripline. Microstrip traces have only one reference plane, and therefore, represent traces on the outer layers (top and bottom layer) of a PCB. Stripline traces have two reference planes and are implemented using inner routing layers. Typically, stripline traces are only available for PCBs with six or more layers. Microstrip and stripline traces each have their own properties, which must be weighed when determining which type of trace to use.

### **3 Non-Transparent Port Function**

The PEX 8604 supports Non-Transparent mode (NT mode) function. Any of the possible 16 Ports can be configured as the NT Port. There are three ways to enable the NT function and configure the NT Port for the PEX 8604.

Method 1. Use of the five Strapping balls:

- STRAP\_NT\_ENABLE#
- STRAP\_NT\_UPSTREAM\_PORTSEL[3:0]

Pull down the STRAP\_NT\_ENABLE# to logic zero (0) to enable the NT function. Pull up or down the STRAP\_NT\_UPSTREAM\_PORTSEL[3:0] to select the NT Port. Make sure the NT port selected is NOT the same as the upstream port.

**Method 2.** Enable the NT function and configure the NT Port through the serial EEPROM, when the PEX 8604 switch is powering up.

**Method 3.** Use the PEX 8604 I<sup>2</sup>C Port 0 to enable the NT function and configure the NT Port. Figure 10 illustrates how to implement the NT functions through the Strapping balls. Figure 11 illustrates how to disable the NT functions, through the PEX 8604's NT Strapping balls.




Figure 10. Enable NT Function with NT Strapping Balls




Figure 11. Disable NT Function

### 4 Hot-Plug Circuitry

The PEX 8604 device supports Hot-Plug through a serial Hot-Plug interface brought out through I2C port 1. By connecting this I<sup>2</sup>C interface to multiple I/O expander ICs, the PEX 8604 has the option of having Hot-Plug capability on all fifteen of its downstream Ports. The PEX 8604's I<sup>2</sup>C Port 1 is the I<sup>2</sup>C Master, which is designed to interface to I/O expander ICs, to build SHPCs. A 16-I/O expander can connect to I<sup>2</sup>C Port 1 for a single SHPC, or a 40 I/O expander can connect to the I<sup>2</sup>C Bus. To use 40-I/O expander(s) and 40-I/O expander(s) cannot concurrently connect to the I<sup>2</sup>C Bus. To use 40-I/O expander(s), a register bit within the PEX 8604 must be Set, and boot with serial EEPROM is essential. After the PEX 8604 is powered up, the state machine inside the PEX 8604 scans the number of I/O expander ICs connecting to the I<sup>2</sup>C Bus, starting from Address 000h, in ascending order. If it cannot locate the device with Address 000h, it stops the scan process. After it locates the I/O expander IC, it automatically assigns a valid Port Number for this SHPC. Figure 12 illustrates a block diagram of the SHPC interface to the PEX 8604. Besides the 10 standard Hot Plug signals, INTERLOCK, SLOTID[3:0], and one GPIO are added to the SHPC. Also, the interrupt signal output, INT#, from the I/O expander, should be connected to the PEX 8604's Interrupt Input ball, PEX\_INTA#, for the PEX 8604 to service input events at the SHPC.




Figure 12. SHPC Interface to PEX 8604 Block Diagram

# 5 JTAG Interface

The PEX 8604 supports a five-ball JTAG Boundary Scan interface. The JTAG interface consists of the following signals:

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO
- JTAG\_TRST#

At the board level, pull JTAG\_TDI, JTAG\_TMS, and JTAG\_TCK up to 2.5V with 1-kohm to 5-kohm resistors. Pull JTAG\_TRST# down to VSS with a 1-kohm to 5-kohm resistor. Because the PEX 8604 JTAG clock frequency can be as high as 25 MHz, a 15-ohm series terminator can be added to TCK, TDI, and TDO, to improve signal quality. Figure 13 illustrates a generic JTAG interconnection.




Figure 13. JTAG Interface Block Diagram

# 6 I<sup>2</sup>C Interface

The PEX 8604 also implements a two-wire I<sup>2</sup>C Slave interface (I<sup>2</sup>C Port 0). Through its I2C\_SCL0 and I2C\_SDA0 balls, the PEX 8604 allows an external I<sup>2</sup>C Master to read and write device registers through an out-of-band mechanism. The I<sup>2</sup>C slave address is 111xxx, with the lower 3 bits being determined by the values on Strapping balls I2C\_ADDR[2:0]. The simplest way to implement an I<sup>2</sup>C interface to the PEX 8604 is illustrated in Figure 14.




Figure 14. I<sup>2</sup>C Interface Block Diagram

### 7 PCI Express Lane Good Indicators

The PEX 8604 provides 4 Active-Low "Lane Good" Output balls for each PCI Express lane on the device. These Output balls can be used to indicate the status of each PEX 8604 Lane. If a given Lane Good indicator is continually asserted, that lane is up and operating at 5 Gbps. If a given Lane Good indicator is blinking, that lane is up and operating at 2.5 Gbps.

## 8 Debug Functions

(The optional Debug function is primarily intended for prototyping activities. Its use requires assistance from PLX Technical Support.)

Two major debug functions of the PEX 8604 are External Probe mode (EPM) and SerDes Debug mode (SDM). The EPM function is for viewing the internal state machines and control signals of the station-based modules and the core-based module. The SDM function is for viewing the 20-bit Receive Bus (elastic buffer exit) and 20-bit Transmit Bus of each Lane of the SerDes, in the PEX 8604. Two Strapping balls are used to enable either Debug mode function. Pulling down the STRAP\_PROBE\_MODE# ball enables the EPM function. Pulling down the STRAP\_SERDES\_MODE\_EN# ball enables the SDM function. The EPM contains 18 inputs and 21 outputs. The SDM contains 7 inputs and 25 outputs. When either Debug mode is enabled, the EPM and SDM inputs and outputs are serviced by most of the General-Purpose I/O balls, the Spare balls, as well as other control and status balls such as PEX\_LANE\_GOOD and STRAPPING balls. Table 2 cross-references the ball names and their related Debug signal names.

#### Notes: Inputs are marked in blue, outputs are marked in red.

The maximum frequency of Debug mode Output signals, such as PROCMON (N/C, at location N1), is 125 MHz, with fast rise and fall time. When routing these traces to the mictor connector for scope probing, 50-ohm, singleended controlled-impedance traces are recommended. To service normal operation and debug functions, lowcapacitive load bus switches can be used to prevent the reflections. For example, a bus switch can be used to separate the LED circuit from the PEX\_PORT\_GOODx# signals, when they are used as outputs of Debug mode signals.

Ball Name	Probe Mode	SerDes Debug Mode
STRAP_NT_UPSTRM_PORTSEL2	stn_sel	
STRAP_DEBUG_SEL0	mod_sel3	In_sel3
STRAP_SMBUS_EN#	mod_sel2	rcvr_dat18
STRAP_UPCFG_TIMER_EN#	mod_sel1	In2_add1
STRAP_SPARE0#	mod_sel0	In2_add0
I2C_ADDR2	port_sel3	In_sel0
GPIO30	port_sel2	In_sel2
GPIO29	port_sel1	In_sel1
STRAP_NT_UPSTRM_PORTSEL3	port_sel0	
GPIO3	outA_sel3	rx_status0
GPIO2	outA_sel2	
GPIO1	outA_sel1	
GPIO0	outA_sel0	
I2C_ADDR1	outB_sel3	
I2C_ADDR0	outB_sel2	
GPIO5	outB_sel1	rx_status2
GPIO4	outB_sel0	rx_status1
STRAP_SPARE1#	ext_trig_in	rcvr_polarity
GPIO15	prb_outA9	rcvr_dat9
GPIO14	prb_outA8	rcvr_dat8
GPIO13	prb_outA7	rcvr_dat7

Table 2. Cross-Reference of Ball Names and Related Debug Signal Names

Ball Name	Probe Mode	SerDes Debug Mode
GPIO12	prb_outA6	rcvr_dat6
GPIO11	prb_outA5	rcvr_dat5
GPIO10	prb_outA4	rcvr_dat4
GPIO9	prb_outA3	rcvr_dat3
GPIO8	prb_outA2	rcvr_dat2
GPIO7	prb_outA1	rcvr_dat1
GPIO6	prb_outA0	rcvr_dat0
GPIO16	prb_outB8	xmit_dat8
N/C on ball C2	prb_outB7	xmit_dat7
N/C on ball A14	prb_outB6	xmit_dat6
PEX_LANE_GOOD5#	prb_outB5	xmit_dat5
PEX_LANE_GOOD4#	prb_outB4	xmit_dat4
N/C on ball L12	prb_outB3	xmit_dat3
N/C on ball L14	prb_outB2	xmit_dat2
PEX_LANE_GOOD1#	prb_outB1	xmit_dat01
PEX_LANE_GOOD0#	prb_outB0	xmit_dat0
N/C on ball N1	sclk/2	rclk/2
STRAP_NT_P2P_EN#	trig_out	trig_out

## 9 PEX 8604 Strapping Balls

The PEX 8604 has a total of 28 Strapping balls. Eleven of them service different configuration functions. For the PEX 8604, none of the Strapping balls, including the Strapping balls for configuration, have internal pull-up or pull-down resistors. If the Port configuration is fixed, use external pull-up or pull-down resistors and hardwire these Strapping balls to the values corresponding to the Port configuration desired. If a particular function is not used, the related Strapping ball must pull up or pull-down to a known disabled logic state. Table 3 lists the names and functions of the PEX 8604 Strapping balls.

Ball/Signal Name	Functions	
STRAP_SERDES_MODE_EN#	Enable SerDes Mode Debug Function	
STRAP_PROBE_MODE#	Enable Probe Mode Debug Function	
STRAP_DEBUG_SEL0	Factory Test. Tied High.	
STRAP_FAST_BRINGUP#	Factory Test. Tied High.	
STRAP_RESERVED16	Factory Test. Tied Low.	
STRAP_RESERVED17#	Factory Test. Tied High.	
STRAP_PLL_BYPASS#	Factory Test. Tied High.	
STRAP_SSC_ISO_ENABLE#	Enable RefClk Isolation function.	
STRAP_NT_ENABLE#	Enable NT function	
STRAP_NT_P2P_EN#	Enable NT function to be placed logically on the internal virtual PCI Bus or behind the Peer-to-Peer bridge	
STRAP_NT_UPSTRM_PORTSEL0		
STRAP_NT_UPSTRM_PORTSEL1		
STRAP_NT_UPSTRM_PORTSEL2	NT Port select	
STRAP_NT_UPSTRM_PORTSEL3		
STRAP_PORTCFG0		
STRAP_PORTCFG1	Port configuration.	
STRAP_TESTMODE0		
STRAP_TESTMODE1	Test mode function colort	
STRAP_TESTMODE2	Test mode function select.	
STRAP_TESTMODE3		
STRAP_UPSTRM_PORTSEL0		
STRAP_UPSTRM_PORTSEL1		
STRAP_UPSTRM_PORTSEL2	Upstream Port select.	
STRAP_UPSTRM_PORTSEL3		
STRAP_SPARE0#	Factory Test. Do not connect.	
STRAP_SPARE1#	Factory Test. Tied High.	
STRAP_SMBUS_EN#	Enable SMBus interface.	
STRAP_UPCFG_TIMER_EN#	Enable upconfigure timer.	

#### Table 3. Strapping Balls

### 10 Power Supplies, Sequencing, and De-Coupling

The switch's maximum power consumption is approximately 2.6W. Special cooling requirements may exist, depending upon the system environment. (Refer to the *PEX 8604 Data Book* for details).

#### 10.1 Power Supplies

The PEX 8604 has the following Power ball groups:

- VDD10 Digital core logic supply
- VDD10A SerDes analog supply
- VDD25 Hot Plug, serial EEPROM, I<sup>2</sup>C, JTAG, Port Status indicators, I/O buffers
- VDD25A PEX\_REFCLK PLL supply

At the board level, VDD10 and VDD10A can share a common 1.0V ±5% power plane, and VDD25 and VDD25A can share a common 2.5V power plane. The current demands for these supplies can be high, depending upon the device (approximately 80 mA per Lane, plus 32 mA); therefore, ensure that the power plane is sufficiently sized, to support the specified operating current. See section 10.3 below for details on power supply de-coupling.

VDD10A has a lower noise tolerance than the digital supplies. Therefore, VDD10A might require additional filtering, depending upon the 1.0V ±5% power plane noise. The SerDes can tolerate ±5% variance on the supply rails, due to noise and IR drop. VDD25 power is used for the single-ended I/O buffers – Hot-Plug, serial EEPROM, JTAG, I<sup>2</sup>C, and the Port Status indicators. Although power consumption for this supply is relatively small, the output drivers have fast edge rates, and therefore, require that adequate power de-coupling be provided, to supply transient current to the drivers. It is preferred that VDD25 be implemented as a plane or partial plane, either on a signal layer or main power plane layer. Provide 0.1 and/or 0.01  $\mu$ F ceramic capacitors, along with one or more 10- $\mu$ F tantalum capacitors, to de-couple the VDD25 power balls. The number of capacitors required depends upon the number of 2.5V I/O balls utilized in the design, and the existence or absence of an interplane capacitance for the VDD25 rail.

VDD25A (and VSSA\_PLL) are used to power the internal Reference Clock PLL. This ball might require additional filtering circuitry, if the VDD25 plane is experiencing significant noise. VDD25A can tolerate ripple from -100 to +100 mV, for frequencies above 10 MHz. If additional filtering circuitry is necessary, a wide trace (0.254 to 0.381 mm; 0.010 to 0.015 in.) can be used to power this supply ball. Use a 0-ohm resistor (0603 or 0805), in series with the main VDD25 supply, along with one or more 0.1 and/or 0.01 µF capacitors after the resistor, near the ball. If the VDD25 plane couples significant noise into the VDD25A supply, exchange the resistor for a ferrite bead, to aid in filtering the supply noise. In designs where VDD25A ties directly to the VDD25 power plane, ensure that VDD25A has its own dedicated via to the plane. Similarly, allow VSSA\_PLL to have its own dedicated via to the main ground plane.

**Note:** Placing ferrite beads in a power supply path is not a preferred method of filtering noise for supply rails. Power supplies isolated through the use of ferrite beads typically have limited access to interplane capacitance, which might have an adverse effect on a given supply rail.

### 10.2 Power Sequencing

There is no power sequencing requirement.

### 10.3 Board-Level De-Coupling

Board-level de-coupling requirements for high-speed digital designs are highly dependent upon several factors, including:

- Printed circuit board (PCB) layer stack-up
- Differential versus single-ended I/O signaling
- Driver edge rates
- Number of I/Os utilized

and numerous other factors. For this reason, it is not possible to present a generalized de-coupling solution that will work for all designs.

Board-level power supply de-coupling exists primarily in two forms:

- Parallel plane capacitance
- Use of discrete capacitors

Parallel plane capacitance exists between a PCB's DC power and ground planes. PCB reference planes have a very small amount of series inductance; therefore, their effective frequency range is much higher than that of discrete capacitors. Low-valued discrete capacitors can typically be effective for frequencies up to 250 MHz. For frequency components higher than 250 MHz, plane capacitance provides the only effective means for de-coupling. Figure 15 illustrates attenuation curves measured for a PCI Express test board. The plot illustrates the bare board power-to-ground impedance (indicated in black), compared with the impedance of various power planes after de-coupling capacitors are populated. Notice that as frequencies surpass 200 MHz, the impedance profile is affected only by the bare-board capacitance. Also note the impedance holes at 7 MHz. It is suggested that discrete capacitor values be adjusted to eliminate measured holes.




Figure 15. Power Plane Impedance versus Frequency

A power and ground plane separation of 0.254 mm (0.010 in.) results in approximately 100 pF/in<sup>2</sup>, while a separation of 0.102 mm (0.004 in.) provides approximately 200 pF/in<sup>2</sup>.

Discrete capacitors can be used to effectively filter power supply noise up to 250 MHz. For discrete capacitors, the footprint and physical size have a significant effect on the frequencies in which the capacitors provide effective de-coupling. To minimize series inductance, use smaller-packaged ceramic capacitors (*such as* 0402 or 0201). Use a mixed selection of capacitor values, *such as* 1.0 uF to 0.001  $\mu$ F, to lower the impedance across a wide frequency range. It is best to decouple each power ball with an 0201 size capacitor placed on the solder side of the board, under the BGA footprint. The largest value possible (typically 1000 pF) should be used for these capacitors. Larger value caps (1.0 to 0.01 uF) can be used around the periphery of the device to decouple the lower frequency noise. The smaller values should be placed closest to the device. Multi-layer ceramic chip capacitors (*such as* 10 to 22  $\mu$ F) can be used for bulk de-coupling of lower-frequency components. The proximity of these capacitors is not critical; therefore, they can be placed well outside the BGA matrix if necessary.

Capacitor footprint layout is important in determining the frequencies at which they are effective. Avoid adding trace segments from the capacitor pads to the vias. These segments add more series inductance, thereby lowering the discrete capacitor LC resonant frequency. Place the vias tangentially to the capacitor pads, and if possible, add multiple vias per pad. (Refer to *Right the First Time: A Practical Handbook on High Speed PCB and System Design,* by Lee Ritchie). If a plane capacitor is not possible (this is typically the case for 4- and 6-layer boards), add power or ground fill areas on the signal layers, as follows:

- If a signal layer is referencing a DC ground plane, fill with power
- If a signal layer is referencing a DC power plane, fill with ground

These copper fill areas tie to the main power and ground planes, through the component balls.

Figure 16 illustrates examples of how various footprints for 0603-size capacitors can change series inductance.




Figure 16. Capacitor Footprint Effects on Series Inductance

It is strongly recommended to measure the attenuation-versus-frequency profile of each power rail on a completed board that is loaded only with bypass capacitors (a VNA can be used for this). This serves to confirm that there are no attenuation holes in the power-de-coupling design. If holes do exist, capacitor values of some of the capacitors can be adjusted to fill them.

### 11 References

The following is a list of documentation to provide further details.

- PLX Technology, Inc.
   870 W. Maude Avenue, Sunnyvale, CA 94085 USA www.plxtech.com
  - PEX 8604 Data Book, Version 1.0 or higher
- PCI Special Interest Group (PCI-SIG) 3855 SW 153rd Drive, Beaverton, OR 97006 USA Tel: 503 619-0569, Fax: 503 644-6708, <u>www.pcisig.com</u>
  - PCI Local Bus Specification, Revision 3.0
  - PCI Bus Power Management Interface Specification, Revision 1.1
  - PCI to PCI Bridge Architecture Specification, Revision 1.1
  - PCI Express Base Specification, Revision 2.0
  - PCI Express Card Electromechanical (CEM) Specification, Revisions 1.0a and 1.1
- Right the First Time: A Practical Handbook on High Speed PCB and System Design, by Lee Ritchie