

## ACPL-M483/P483/W483

# Inverted Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler

#### **Overview**

The Broadcom<sup>®</sup> ACPL-M483/P483/W483 fast-speed optocoupler contains a AlGaAs LED and photo detector with built-in Schmitt trigger to provide logic-compatible waveforms, eliminating the need for additional wave shaping. The totem pole output eliminates the need for a pull-up resistor and allows for direct drive Intelligent Power Module or gate drive. Minimized propagation delay difference between devices makes these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead time

#### **Specifications**

- Wide operating temperature range: -40°C to +105°C
- Maximum propagation delay t<sub>PHL</sub>/t<sub>PLH</sub> = 120 ns/120 ns
- Maximum pulse width distortion (PWD) = 50 ns
- Propagation delay difference: Min./Max. = -100 ns/ +100 ns
- Wide operating V<sub>CC</sub> range: 4.5V to 30V
- 30 kV/µs minimum common mode rejection (CMR) at V<sub>CM</sub> = 1000V

#### **Features**


- Inverted output type (totem pole output)
- Truth table guaranteed: V<sub>CC</sub> from 4.5V to 30V
- Performance specified for common IPM applications over industrial temperature range
- Short maximum propagation delays
- Minimized pulse width distortion (PWD)
- Very high common mode rejection (CMR)
- Hysteresis
- Available in SO-5 (ACPL-M483) and Stretched SO-6 package (ACPL-P483/W483)
- Package clearance/creepage at 8 mm (ACPL-W483)
- Safety approval:
  - UL recognized with 5000 V<sub>RMS</sub> (ACPL-W483) for 1 minute per UL1577.
  - CSA approved.
  - IEC/EN/DIN EN 60747-5-5 approved with V<sub>IORM</sub> = 567 V<sub>peak</sub> for ACPL-M483, V<sub>IORM</sub> = 891 V<sub>peak</sub> for ACPL-P483, and V<sub>IORM</sub> = 1140 V<sub>peak</sub> for ACPL-W483, under option 060.

#### **Applications**

- IPM interface isolation
- Isolated IGBT/MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- General digital isolation

**CAUTION!** Take normal static precautions in handling and assembly of this component to prevent damage and/or degradation that might be induced by electrostatic discharge (ESD). The components featured in this data sheet are not to be used in military or aerospace applications or environments.

### **Functional Diagram**



**NOTE:** A 0.1- $\mu$ F bypass capacitor must be connected between pins 4 and 6. Truth Table guaranteed: V<sub>CC</sub> from 4.5V to 30V.

#### Truth Table (Inverting Logic)

LED	vo
On	LOW
OFF	HIGH

#### **Ordering Information**

ACPL-M483/P483/W483 is UL recognized with 3750/3750/5000 V<sub>RMS</sub>/1 minute rating per UL 1577, respectively.

	Option				IEC/EN/DIN EN	
Part Number	RoHS Compliant	Package	Surface Mount	Tape and Reel	60747-5-5	Quantity
ACPL-M483	-000E	Stretched	Х			100 per tube
	-500E	SO-5	Х	Х		1500 per reel
	-060E		Х		Х	100 per tube
	-560E		Х	Х	Х	1500 per reel
ACPL-P483	-000E	Stretched	Х			100 per tube
ACPL-W483	-500E	SO-6	Х	Х		1000 per reel
	-060E		Х		Х	100 per tube
	-560E		Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an ordering part number.

- **Example 1**: ACPL-P483-560E to order product of stretched SO-6 surface-mount package in tape-and-reel packaging with IEC/EN/DIN EN 60747-5-5 safety approval and RoHS compliant.
- **Example 2**: ACPL-P483-000E to order product of stretched SO-6 surface-mount package in tube packaging and RoHS compliant.
- **Example 3**: ACPL-M483-000E to order product of SO-5 surface-mount package in tube packaging and RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

#### **Recommended Pb-Free IR Profile**

The recommended reflow profile is per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.


## **Regulatory Information**

The ACPL-M483/P483/W483 is approved by the following organizations:

- IEC/EN/DIN EN 60747-5-5 (Option 060 only): Approved with maximum working insulation voltage V<sub>IORM</sub> = 567 V<sub>peak</sub> for ACPL-M483, V<sub>IORM</sub> = 891 V<sub>peak</sub> for ACPL-P483, and V<sub>IORM</sub> = 1140 V<sub>peak</sub> for ACPL-W483.
- UL: Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 3750 V<sub>RMS</sub> File E55361 for ACPL-M483 and ACPL-P483. Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 5000 V<sub>RMS</sub> File E55361 for ACPL-W483.
- CSA: Approval under CSA Component Acceptance Notice #5, File CA 88324.


### **Package Outline Drawings**

### ACPL-M483 SO-5 Package (5-mm Creepage and Clearance)




\* Maximum Mold flash on each side is 0.15 mm (0.006). Note: Foating Lead Protrusion is 0.15 mm (6 mils) max.

# ACPL-P483 Stretched SO-6 Package (7-mm Clearance) with Land Pattern Recommendation



# ACPL-W483 Stretched SO-6 Package (8-mm Clearance) with Land Pattern Recommendation



# IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060)

Description	Symbol	ACPL-M483	ACPL-P483	ACPL-W483	Unit
Installation Classification per DIN VDE 0110/1.89, Table 1					
For Rated Mains Voltage ≤ 150 V <sub>RMS</sub>		I– IV	I– IV	I – IV	
For Rated Mains Voltage ≤ 300 V <sub>RMS</sub>		I– IV	I– IV	I– IV	
For Rated Mains Voltage ≤ 450 V <sub>RMS</sub>		I — III	I — III	I– IV	
For Rated Mains Voltage ≤ 600 V <sub>RMS</sub>		I — III	I — III	I– IV	
For Rated Mains Voltage ≤ 1000 V <sub>RMS</sub>				I— III	
Climatic Classification			55/105/21	1	
Pollution Degree (DIN VDE 0110/1.89)			2		
Maximum Working Insulation Voltage	VIORM	567	891	1140	V <sub>peak</sub>
Input to Output Test Voltage, Method b <sup>a</sup> V <sub>IORM</sub> × 1.875 = V <sub>PR</sub> , 100% Production Test with $t_m$ = 1 second, Partial Discharge < 5 pC	V <sub>PR</sub>	1063	1670	2137	V <sub>peak</sub>
Input to Output Test Voltage, Method a <sup>a</sup> V <sub>IORM</sub> × 1.6 = V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> = 10 seconds, Partial Discharge < 5 pC	V <sub>PR</sub>	907	1426	1824	V <sub>peak</sub>
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 seconds)	V <sub>IOTM</sub>	6000	6000	8000	V <sub>peak</sub>
Safety-Limiting Values (Maximum values allowed in the event of a failure)					
Case Temperature	Τ <sub>S</sub>		175		°C
Input Current	I <sub>S, INPUT</sub>	230		mA	
Output Power	P <sub>S, OUTPUT</sub>		mW		
Insulation Resistance at $T_S$ , $V_{IO}$ = 500V	R <sub>S</sub>		>10 <sup>9</sup>		Ω

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under the Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5), for a detailed description of Method a and Method b partial discharge test profiles

## **Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-M483	ACPL-P483	ACPL-W483	Unit	Condition
Minimum External Air Gap (External Clearance)	L(101)	5.0	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	5.0	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08		mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.	
Tracking Resistance (Comparative Tracking Index)	СТІ	>175		>175		DIN IEC 112/VDE 0303 Part 1.
Isolation Group			Illa			Material Group (DIN VDE 0110, 1/89, Table 1).

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	Τ <sub>S</sub>	-55	+125	°C	
Operating Temperature	Τ <sub>Α</sub>	-40	+105	°C	
Average Input Current	I <sub>F(AVG)</sub>	—	10	mA	
Peak Transient Input Current <1-µs Pulse Width, 300 pps <200-µs Pulse Width, <1% Duty Cycle	I <sub>F(TRAN)</sub>	_	1.0 40	A mA	
Reverse Input Voltage	V <sub>R</sub>	—	5	V	
Average Output Current	۱ <sub>0</sub>	—	50	mA	
Supply Voltage	V <sub>CC</sub>	0	35	V	
Output Voltage	Vo	-0.5	35	V	
Total Package Power Dissipation (ACPL-M483)	Ρ <sub>T</sub>	—	145	mW	а
Total Package Power Dissipation	PT	—	210	mW	а

a. Derate total package power dissipation, PT, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C (ACPL-P483/W483) and linearly above 85°C free-air temperature at a rate of 0.75 mW/°C (ACPL-M483).

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage <sup>a</sup>	V <sub>CC</sub>	4.5	30	V	b
Forward Input Current (ON)	I <sub>F(ON)</sub>	4	7	mA	
Forward Input Voltage (OFF)	V <sub>F(OFF)</sub>	—	0.8	V	
Operating Temperature	T <sub>A</sub>	-40	+105	°C	

a. Truth Table guaranteed: 4.5V to 30V.

b. Detector requires a  $V_{CC}$  of 4.5V or higher for stable operation as output might be unstable if  $V_{CC}$  is lower than 4.5V. Be sure to check the power ON/OFF operation other than the supply current

### **Electrical Specifications**

Over recommended operating conditions  $T_A = -40^{\circ}$ C to  $+105^{\circ}$ C,  $V_{CC} = 4.5$ V to 30V,  $I_{F(ON)} = 4$  mA to 7 mA,  $V_{F(OFF)} = 0$ V to 0.8V, unless otherwise specified. All typicals at  $T_A = 25^{\circ}$ C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Logic Low Output Voltage	V <sub>OL</sub>			0.3	V	I <sub>OL</sub> = 3.5 mA	1, 3	
				0.5		I <sub>OL</sub> = 6.5 mA		
Logic High Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> – 0.3	V <sub>CC</sub> – 0.04		V	I <sub>OH</sub> = –3.5 mA	2, 3, 7	
		V <sub>CC</sub> – 0.5	V <sub>CC</sub> – 0.07			I <sub>OH</sub> = –6.5 mA		
Logic Low Supply Current	I <sub>CCL</sub>	_	1.5	3.0	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 7 mA, I <sub>O</sub> = 0 mA		
		_	1.7	3.0	mA	V <sub>CC</sub> = 20V, I <sub>F</sub> = 7 mA, I <sub>O</sub> = 0 mA		
Logic High Supply Current	I <sub>CCH</sub>	_	1.5	3.0	mA	V <sub>CC</sub> = 5.5V, V <sub>F</sub> = 0V, I <sub>O</sub> = 0 mA		
		_	1.7	3.0	mA	$V_{CC}$ = 30V, $V_{F}$ = 0V, $I_{O}$ = 0 mA		
Threshold Input Current Low to High	I <sub>FLH</sub>	_	0.8	2.2	mA			
Threshold Input Voltage High to Low	V <sub>FHL</sub>	0.8	—		V			
Logic Low Short Circuit Output Current	I <sub>OSL</sub>	125	200	—	mA	V <sub>O</sub> = V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 7 mA, V <sub>O</sub> = GND		а
		125	200	_	mA	V <sub>O</sub> = V <sub>CC</sub> = 20V, I <sub>F</sub> = 7 mA, V <sub>O</sub> = GND		
Logic High Short Circuit Output	I <sub>OSH</sub>	_	-200	-125	mA	V <sub>CC</sub> = 5.5V, V <sub>F</sub> = 0V		а
Current			-200	-125	mA	V <sub>CC</sub> = 20V, V <sub>F</sub> = 0V		
Input Forward Voltage	V <sub>F</sub>	1.3	1.5	1.7	V	T <sub>A</sub> = 25°C, I <sub>F</sub> = 4 mA	4	
		_		1.85	V	I <sub>F</sub> = 4 mA		
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5	—		V	I <sub>R</sub> = 10 μA		
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	—	1.7	_	mV/°C	I <sub>F</sub> = 4 mA		
Input Capacitance	C <sub>IN</sub>	_	60		pF	f = 1 MHz, V <sub>F</sub> = 0V		b

a. Duration of output short circuit time should not exceed 500 µs.

b. Input capacitance is measured between pin 1 and pin 3.

### **Switching Specifications**

Over recommended operating conditions  $T_A = -40^{\circ}$ C to  $+105^{\circ}$ C,  $V_{CC} = 4.5$ V to 30V,  $I_{F(ON)} = 4$  mA to 7 mA,  $V_{F(OFF)} = 0$ V to 0.8V, unless otherwise specified. All typicals at  $T_A = 25^{\circ}$ C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Level	t <sub>PHL</sub>	_	75	120	ns	$C_L$ = 100 pF, $I_{F(ON)}$ = 4 mA $\rightarrow$ V <sub>F</sub> = 0V	5, 6, 8	<sup>a</sup> 6
				120		Loaded as per Figure 5		
Propagation Delay Time to Logic High Output Level	t <sub>PLH</sub>	—	75	120	ns	$C_L$ = 100 pF, $V_F$ = 0V $\rightarrow$ $I_{F(ON)}$ = 4 mA	5, 6, 8	а
		—	_	120	-	Loaded as per Figure 5		
Pulse Width Distortion	$ t_{PHL} - t_{PLH}  =$	—	—	50	ns	C <sub>L</sub> = 100 pF		b
	PWD			50		Loaded as per Figure 5	_	
Propagation Delay Difference	PDD	-100	—	100	ns	C <sub>L</sub> = 100 pF		С
Between Any Two Parts		-100		100		Loaded as per Figure 5		
Output Rise Time (10% to 90%)	t <sub>r</sub>	—	6	—	ns		5	
Output Fall Time (90% to 10%)	t <sub>f</sub>	_	6		ns		5	
Logic High Common Mode Transient Immunity	CM <sub>H</sub>	30			kV/µs	$ V_{CM}  = 1000V, I_F = 4.0 \text{ mA},$ $V_{CC} = 5V, T_A = 25^{\circ}\text{C}$	9	d
Logic Low Common Mode Transient Immunity	CM <sub>L</sub>	30	_		kV/µs	$ V_{CM}  = 1000V, V_F = 0V,$ $V_{CC} = 5V, T_A = 25^{\circ}C$	9	d

a. The t<sub>PLH</sub> propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t<sub>PHL</sub> propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.

b. Pulse width distortion (PWD) is defined as  $|t_{PHL} - t_{PLH}|$  for any given device.

- c. The difference of  $t_{PLH}$  and  $t_{PHL}$  between any two devices under the same test condition.
- d.  $CM_H$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state,  $V_O > 2.0V$ .  $CM_L$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state,  $V_O < 0.8V$ . Note: Equal value split resistors (Rin/2) must be used at both ends of the LED.

#### **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note
Input-Output Momentary Withstand Voltage <sup>a</sup>	V <sub>ISO</sub>	3750 (ACPL-M483/P483) 5000 (ACPL-W483)				RH < 50%, t = 1 minute, T <sub>A</sub> = 25°C	b, c
Input-Output Resistance	R <sub>I-O</sub>	—	10 <sup>12</sup>		Ω	V <sub>I-O</sub> = 500 V <sub>DC</sub>	b
Input-Output Capacitance	C <sub>I-O</sub>	_	0.6	_	pF	f = 1 MHz, V <sub>I-O</sub> = 0 V <sub>DC</sub>	b

a. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060) (if applicable).

b. Device is considered a two-terminal device: pins 1, 2, and 3 are shorted together, and pins 4, 5, and 6 are shorted together.

c. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage. 4500 V<sub>RMS</sub> for one second (leakage detection current limit, I<sub>LO</sub> ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in IEC/EN/ DIN EN 60747-5-5 Insulation Characteristics (Option 060) (if applicable).

#### Figure 1: Typical Logic Low Output Voltage vs. Temperature




Figure 3: Typical Output Voltage vs. Forward Input Current




Figure 5: Test Circuit for t<sub>PLH</sub>, t<sub>PHL</sub>, t<sub>r</sub>, and t<sub>f</sub>






Figure 4: Typical Input Diode Forward Characteristic





Note: Use of a  $0.1-\mu F$  bypass capacitor connected between pins V<sub>CC</sub> and Ground is recommended.

Figure 7: Typical Logic High Output Voltage vs. Supply

#### Figure 6: Typical Propagation Delays vs. Temperature




Figure 8: Typical Propagation Delay vs. Supply Voltage






Figure 9: Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Note:  $CM_H$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, V<sub>O</sub> > 2.0V.  $CM_L$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, V<sub>O</sub> < 0.8V. Note: Equal value split resistors (Rin/2) must be used at both ends of the LED.




# **Under-Voltage Lockout (UVLO)**

Figure 10 and Figure 11 show typical output waveforms during power-up and power-down processes.

Figure 10: V<sub>CC</sub> Ramp When LED ON







### Thermal Model for ACPL-M483 SO-5 Package Optocoupler

#### Definitions:

- R<sub>11</sub>: Junction to ambient thermal resistance of LED due to heating of LED.
- R<sub>12</sub>: Junction to ambient thermal resistance of LED due to heating of Detector (Output IC).
- R<sub>21</sub>: Junction to ambient thermal resistance of Detector (Output IC) due to heating of LED.
- R<sub>22</sub>: Junction to ambient thermal resistance of Detector (Output IC) due to heating of Detector (Output IC).
- P<sub>1</sub>: Power dissipation of LED (W).
- P<sub>2</sub>: Power dissipation of Detector/Output IC (W).
- T<sub>1</sub>: Junction temperature of LED (°C).
- T<sub>2</sub>: Junction temperature of Detector (°C).
- T<sub>A</sub>: Ambient temperature.
- ΔT<sub>1</sub>: Temperature difference between LED junction and ambient (°C).
- ΔT<sub>2</sub>: Temperature deference between Detector junction and ambient.
- Ambient temperature: Junction to ambient thermal resistances were measured approximately 1.25 cm above optocoupler at ~23°C in still air.

#### Description:

This thermal model assumes that a 5-pin, single-channel plastic package optocoupler is soldered into a 7.62 cm × 7.62 cm printed circuit board (PCB). The temperature at the LED and Detector junctions of the optocoupler can be calculated using the following equations:

$$T_1 = (R_{11} \times P_1 + R_{12} \times P_2) + T_A - (1)$$

 $T_2 = (R_{21} \times P_1 + R_{22} \times P_2) + T_A -- (2)$ 

JEDEC Specifications	R11	R12, R21	R22
Low K board	191	77, 91	99
High K board	126	26, 35	51

**NOTE:** The maximum junction temperature for the parts in this section is 125°C.

## Thermal Model for ACPL-P483/ W483 SO-6 Package Optocoupler

#### **Definitions**:

- R<sub>11</sub>: Junction to ambient thermal resistance of LED due to heating of LED.
- R<sub>12</sub>: Junction to ambient thermal resistance of LED due to heating of Detector (Output IC).
- R<sub>21</sub>: Junction to ambient thermal resistance of Detector (Output IC) due to heating of LED.
- R<sub>22</sub>: Junction to ambient thermal resistance of Detector (Output IC) due to heating of Detector (Output IC).
- P<sub>1</sub>: Power dissipation of LED (W).
- P<sub>2</sub>: Power dissipation of Detector/Output IC (W).
- T<sub>1</sub>: Junction temperature of LED (°C).
- T<sub>2</sub>: Junction temperature of Detector (°C).
- T<sub>A</sub>: Ambient temperature.
- ΔT<sub>1</sub>: Temperature difference between LED junction and ambient (°C).
- ΔT<sub>2</sub>: Temperature deference between Detector junction and ambient.
- Ambient temperature: Junction to ambient thermal resistances were measured approximately 1.25 cm above optocoupler at ~23°C in still air.

#### Description:

This thermal model assumes that an 6-pin single-channel plastic package optocoupler is soldered into a 7.62 cm × 7.62 cm printed circuit board (PCB). The temperature at the LED and Detector junctions of the optocoupler can be calculated using the following equations:

$$T_1 = (R_{11} \times P_1 + R_{12} \times P_2) + T_A -- (1)$$

 $T_2 = (R_{21} \times P_1 + R_{22} \times P_2) + T_A - (2)$ 

JEDEC Specifications	R11	R12, R21	R22
Low K board	167	64, 81	89
High K board	117	31, 39	54

**NOTE:** The maximum junction temperature for the parts in this section is 125°C.

Copyright © 2017–2024 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



