

ACPL-333J

2.5A Output Current IGBT Gate Driver Optocoupler with Integrated (V_{CE}) Desaturation Detection, UVLO, Fault Status Feedback, Active Miller Clamping, and Auto-Fault Reset

Overview

The Broadcom[®] ACPL-333J is an advanced 2.5A output current, easy-to-use, intelligent gate driver that makes IGBT V_{CE} fault protection compact, affordable, and easy to implement. Features such as integrated V_{CE} detection, under-voltage lockout (UVLO), *soft* IGBT turn-off, isolated open collector fault feedback, and active Miller clamping, and auto-fault reset provide maximum design flexibility and circuit protection.

The ACPL-333J contains an AlGaAs LED. The LED is optically coupled to an integrated circuit with a power output stage. The ACPL-333J is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The voltage and current supplied by this optocoupler make it ideally suited for directly driving IGBTs with ratings up to 1200V and 150A. For IGBTs with higher ratings, the ACPL-333J can be used to drive a discrete power stage that drives the IGBT gate. The ACPL-333J has an insulation voltage of $V_{IORM} = 1414 V_{PEAK}$.

Applications


- Isolated IGBT/Power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters and uninterruptible power supply (UPS)

Features


- 2.5A maximum peak output current
- 2.0A minimum peak output current
- 250-ns maximum propagation delay over temperature range
- 1.7A Miller clamp (Clamp pin short to V_{EE} if not used.)
- Under-voltage lockout (UVLO) with hysteresis
- Desaturation detection
- Open collector isolated fault feedback
- *Soft* IGBT turn-off
- Automatic fault reset after fixed mute time, typical 26 μ s
- Available in SO-16 package
- 100-ns maximum pulse width distortion (PWD)
- 50-kV/ μ s minimum common mode rejection (CMR) at $V_{CM} = 1500V$
- $I_{CC(max)} < 5$ mA maximum supply current
- Wide V_{CC} operating range: 15V to 30V over temperature range
- Wide operating temperature range: $-40^{\circ}C$ to $105^{\circ}C$
- Safety approvals:
 - UL approved, 5000 V_{RMS} for 1 minute
 - CSA approved
 - IEC/EN/DIN-EN 60747-5-5 approved $V_{IORM} = 1414 V_{PEAK}$

CAUTION! Take normal static precautions in handling and assembly of this component to prevent damage and degradation that might be induced by electrostatic discharge (ESD). The components featured in this data sheet are not designed to be used in military or aerospace applications or environments.

Functional Diagram



Pin Description



Pin	Symbol	Description
1	V_S	Input ground.
2	V_{CC1}	Positive input supply voltage (3.3V to 5.5V).
3	\overline{FAULT}	Fault output. \overline{FAULT} changes from a high impedance state to a logic low output within 0.5 μ s of the voltage on the DESAT pin exceeding an internal reference voltage of 6.5V. \overline{FAULT} is an open collector output that allows the \overline{FAULT} outputs from all ACPL-333J in the circuit to be wired OR together. This forms a single fault bus for interfacing directly to the microcontroller.
4	V_S	Input ground.
5	CATHODE	Cathode.
6	ANODE	Anode.
7	ANODE	Anode.
8	CATHODE	Cathode.
9	V_{EE}	Output supply voltage.
10	V_{CLAMP}	Miller clamp.
11	V_{OUT}	Gate drive voltage output.
12	V_{EE}	Output supply voltage.
13	V_{CC2}	Positive output supply voltage.
14	DESAT	Desaturation voltage input. When the voltage on DESAT exceeds an internal reference voltage of 6.5V while the IGBT is on, the \overline{FAULT} output is changed from a high impedance state to a logic low state within 0.5 μ s.
15	V_{LED}	LED anode. This pin must be left unconnected for guaranteed data sheet performance. (For optical coupling testing only.)
16	V_E	Common (IGBT emitter) output supply voltage.

Ordering Information

ACPL-333J is UL recognized with 5000 V_{RMS} for 1 minute per UL1577.

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-333J	-000E	SO-16	X		X	45 per tube
	-500E		X	X	X	850 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-333J-500E to order product of SO-16 surface-mount package in tape and reel packaging with IEC/EN/DIN EN 60747-5-5 safety approval in RoHS compliant.

Example 2:


ACPL-333J-000E to order product of SO-16 surface-mount package in tube packaging with IEC/EN/DIN EN 60747-5-5 safety approval and RoHS compliant

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

NOTE: The notation #XXX is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use -XXXE.

Package Outline Drawing

SO-16 Surface-Mount Package



Dimensions in millimeters (inches).

Note:
 Lead coplanarity = 0.10 mm (0.004 inches).
 Floating lead protrusion = 0.25 mm (0.010 inches) max.
 Mold Flash on each side = 0.127 mm (0.005 inches) max.
 Initial and continued variation in color of the white mold compound is normal and does not affect performance or reliability of the device.

Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.

Regulatory Information

The ACPL-333J is approved by the following organizations:

IEC/EN/DIN EN 60747-5-5	Approval under IEC 60747-5-5, DIN EN 60747-5-5, EN 60747-5-5.
UL	Approval under UL 1577, component recognition program up to V _{ISO} = 5000 V _{RMS} . File E55361.
CSA	Approval under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN60747-5-5 Insulation Characteristics

NOTE: Isolation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits in application. Surface-mount classification is class A in accordance with CECC 00802.

Description	Symbol	Characteristic	Unit
Insulation Classification per DIN VDE 0110/1.89, Table 1 For Rated Mains Voltage $\leq 150 V_{RMS}$ For Rated Mains Voltage $\leq 300 V_{RMS}$ For Rated Mains Voltage $\leq 600 V_{RMS}$ For Rated Mains Voltage $\leq 1000 V_{RMS}$		I – IV I – IV I – IV I – III	
Climatic Classification		40/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	1414	V_{PEAK}
Input to Output Test Voltage, Method b ^a $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ second, Partial Discharge < 5 pC	V_{PR}	2652	V_{PEAK}
Input to Output Test Voltage, Method a ^a $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test, $t_m = 10$ seconds, Partial Discharge < 5 pC	V_{PR}	2262	V_{PEAK}
Highest Allowable Overvoltage (Transient Overvoltage $t_{ini} = 60$ seconds)	V_{IOTM}	8000	V_{PEAK}
Safety-Limiting Values (Maximum values allowed in the event of a failure) Case Temperature Input Current Output Power	T_S $I_{S,INPUT}$ $P_{S,OUTPUT}$	175 400 1200	$^{\circ}C$ mA mW
Insulation Resistance at T_S , $V_{IO} = 500V$	R_S	$> 10^9$	Ω

a. Refer to IEC/EN/DIN EN 60747-5-5 Optoisolator Safety Standard section of the *Broadcom Regulatory Guide to Isolation Circuits*, AV02-2041EN, for a detailed description of Method a and Method b partial discharge test profiles.

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Unit	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T_S	-55	125	°C	
Operating Temperature	T_A	-40	105	°C	a
Output IC Junction Temperature	T_J	—	125	°C	a
Average Input Current	$I_{F(AVG)}$	—	25	mA	b
Peak Transient Input Current (<1 μ s pulse width, 300 pps)	$I_{F(TRAN)}$	—	1.0	A	
Reverse Input Voltage	V_R	—	5	V	
High Peak Output Current	$I_{OH(PEAK)}$	—	2.5	A	c
Low Peak Output Current	$I_{OL(PEAK)}$	—	2.5	A	c
Positive Input Supply Voltage	V_{CC1}	-0.5	7.0	V	
\overline{FAULT} Output Current	$I_{\overline{FAULT}}$	—	8.0	mA	
\overline{FAULT} Pin Voltage	$V_{\overline{FAULT}}$	-0.5	V_{CC1}	V	
Total Output Supply Voltage	$(V_{CC2} - V_{EE})$	-0.5	33	V	
Negative Output Supply Voltage	$(V_E - V_{EE})$	-0.5	15	V	d
Positive Output Supply Voltage	$(V_{CC2} - V_E)$	-0.5	$33 - (V_E - V_{EE})$	V	
Gate Drive Output Voltage	$V_{O(PEAK)}$	-0.5	V_{CC2}	V	
Peak Clamping Sinking Current	I_{CLAMP}	—	1.7	A	
Miller Clamping Pin Voltage	V_{CLAMP}	-0.5	V_{CC2}	V	
DESAT Voltage	V_{DESAT}	V_E	$V_E + 10$	V	
Output IC Power Dissipation	P_O	—	600	mW	a
Input IC Power Dissipation	P_I	—	150	mW	a
Solder Reflow Temperature Profile	See Package Outline Drawing section.				

- To achieve the absolute maximum power dissipation specified, pins 4, 9, and 10 require ground plane connections and might require airflow. See the [Thermal Model](#) section for details about how to estimate junction temperature and power dissipation. In most cases, the absolute maximum output IC junction temperature is the limiting factor. The actual power dissipation achievable will depend on the application environment (PCB layout, airflow, part placement, and so on). Output IC power dissipation is derated linearly at 10 mW/°C above 90°C. Input IC power dissipation does not require derating.
- Derate linearly above 70°C free-air temperature at a rate of 0.3 mA/°C.
- Maximum pulse width = 10 μ s. This value is intended to allow for component tolerances for designs with I_O peak minimum = 2.0A. Derate linearly from 3.0A at +25°C to 2.5A at +105°C. This compensates for increased I_{OPEAK} due to changes in V_{OL} over temperature.
- See the [Slow IGBT Gate Discharge during Fault Condition](#) section for further details.

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Unit	Note
Operating Temperature	T_A	-40	105	°C	a
Total Output Supply Voltage	$(V_{CC2} - V_{EE})$	15	30	V	b
Negative Output Supply Voltage	$(V_E - V_{EE})$	0	15	V	c
Positive Output Supply Voltage	$(V_{CC2} - V_E)$	15	$30 - (V_E - V_{EE})$	V	
Input Current (ON)	$I_{F(ON)}$	8	12	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	-3.6	0.8	V	

- a. To achieve the absolute maximum power dissipation specified, pins 4, 9, and 10 require ground plane connections and might require airflow. See the Thermal Model section for details about how to estimate junction temperature and power dissipation. In most cases, the absolute maximum output IC junction temperature is the limiting factor. The actual power dissipation achievable will depend on the application environment (PCB layout, airflow, part placement, and so on). Output IC power dissipation is derated linearly at 10 mW/°C above 90°C. Input IC power dissipation does not require derating.
- b. 15V is the recommended minimum operating positive supply voltage ($V_{CC2} - V_E$) to ensure adequate margin in excess of the maximum V_{UVLO+} threshold of 12.5V. For High Level Output Voltage testing, V_{OH} is measured with a dc load current. When driving capacitive loads, V_{OH} will approach V_{CC} as I_{OH} approaches zero units.
- c. This supply is optional. Required only when negative gate drive is implemented.

Electrical Specifications (DC)

Unless otherwise noted, all typical values at $T_A = 25^\circ\text{C}$, $V_{CC2} - V_{EE} = 30\text{V}$, $V_E - V_{EE} = 0\text{V}$; all minimum and maximum specifications are at recommended operating conditions.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
FAULT Logic Low Output Voltage	$V_{\overline{\text{FAULT}}}$	—	0.1	0.4	V	$I_{\overline{\text{FAULT}}} = 1.1 \text{ mA}$, $V_{CC1} = 5.5\text{V}$		
		—	0.1	0.4	V	$I_{\overline{\text{FAULT}}} = 1.1 \text{ mA}$, $V_{CC1} = 3.3\text{V}$		
FAULT Logic High Output Current	$I_{\overline{\text{FAULT}}}$	—	0.02	0.5	μA	$V_{\overline{\text{FAULT}}} = 5.5\text{V}$, $V_{CC1} = 5.5\text{V}$		
		—	0.002	0.3	μA	$V_{\overline{\text{FAULT}}} = 3.3\text{V}$, $V_{CC1} = 3.3\text{V}$		
High Level Output Current	I_{OH}	-0.5	-1.5	—	A	$V_O = V_{CC2} - 4$	2, 4, 21	a
		-2.0	—	—	A	$V_O = V_{CC2} - 15$		b
Low Level Output Current	I_{OL}	0.5	1.5	—	A	$V_O = V_{EE} + 2.5$	3, 5, 22	a
		2.0	—	—	A	$V_O = V_{EE} + 15$		b
Low Level Output Current During Fault Condition	I_{OLF}	—	140	—	mA	$V_{OUT} - V_{EE} = 14\text{V}$		c
High Level Output Voltage	V_{OH}	$V_{CC} - 2.9$	$V_{CC} - 2.0$	—	V	$I_O = -650 \mu\text{A}$	4, 23	d, e, f, g
Low Level Output Voltage	V_{OL}	—	0.17	0.5	V	$I_O = 100 \text{ mA}$	5, 24	
Clamp Pin Threshold Voltage	V_{TH_CLAMP}	—	2.0	—	V			
Clamp Low Level Sinking Current	I_{CLAMP}	0.35	1.1	—	A	$V_O = V_{EE} + 2.5$	8	
High Level Supply Current	I_{CC2H}	—	2.5	5	mA	$I_O = 0 \text{ mA}$	9, 10, 25, 26	f
Low Level Supply Current	I_{CC2L}	—	2.5	5	mA	$I_O = 0 \text{ mA}$		
Blanking Capacitor Charging Current	I_{CHG}	0.13	-0.24	-0.33	mA	$V_{DESAT} = 2\text{V}$	11, 27	f, h

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
Blanking Capacitor Discharge Current	I_{DSCHG}	10	30	—	mA	$V_{DESAT} = 7V$	28	
DESAT Threshold	V_{DESAT}	6	6.5	7.5	V	$V_{CC2} - V_E > V_{UVLO-}$	12	f
UVLO Threshold	V_{UVLO+}	10.5	11.6	12.5	V	$V_O > 5V$		d, f, i
	V_{UVLO-}	9.2	10.3	11.1	V	$V_O < 5V$		d, f, j
UVLO Hysteresis	$(V_{UVLO+} - V_{UVLO-})$	0.4	1.3	—	V			
Threshold Input Current Low to High	I_{FLH}	—	2.0	6	mA	$I_O = 0 \text{ mA}, V_O > 5V$		
Threshold Input Voltage High to Low	V_{FHL}	0.8	—	—	V			
Input Forward Voltage	V_F	1.2	1.6	1.95	V	$I_F = 10 \text{ mA}$		
Temperature Coefficient of Input Forward Voltage	$\Delta V_F / \Delta T_A$	—	-1.3	—	mV/°C			
Input Reverse Breakdown Voltage	BV_R	5	—	—	V	$I_R = 10 \mu\text{A}$		
Input Capacitance	C_{IN}	—	70	—	pF	$f = 1 \text{ MHz}, V_F = 0V$		

- a. Maximum pulse width = 50 μs .
- b. Maximum pulse width = 10 μs . This value is intended to allow for component tolerances for designs with I_O peak minimum = 2.0A. Derate linearly from 3.0A at +25°C to 2.5A at +105°C. This compensates for increased I_{OPEAK} due to changes in V_{OL} over temperature.
- c. See [Slow IGBT Gate Discharge during Fault Condition](#) for further details.
- d. 15V is the recommended minimum operating positive supply voltage ($V_{CC2} - V_E$) to ensure adequate margin in excess of the maximum V_{UVLO+} threshold of 12.5V. For High Level Output Voltage testing, V_{OH} is measured with a dc load current. When driving capacitive loads, V_{OH} will approach V_{CC} as I_{OH} approaches zero units.
- e. Maximum pulse width = 1.0 ms.
- f. Once V_O of the ACPL-333J is allowed to go high ($V_{CC2} - V_E > V_{UVLO+}$), the DESAT detection feature of the ACPL-333J will be the primary source of IGBT protection. The UVLO is needed to ensure DESAT is functional. Once V_{CC2} is increased from 0V to above V_{UVLO+} , DESAT will remain functional until V_{CC2} is decreased below V_{UVLO-} . Thus, the DESAT detection and UVLO features of the ACPL-333J work in conjunction to ensure constant IGBT protection.
- g. To clamp the output voltage at $V_{CC} - 3 V_{BE}$, a pull-down resistor between the output and V_{EE} is recommended to sink a static current of 650 μA while the output is high. See [Output Pull-Down Resistor](#) if an output pull-down resistor is not used.
- h. See [DESAT Fault Detection Blanking Time](#) for further details.
- i. This is the *increasing* (that is, turn-on or *positive-going* direction) of $V_{CC2} - V_E$.
- j. This is the *decreasing* (that is, turn-off or *negative-going* direction) of $V_{CC2} - V_E$.

Switching Specifications (AC)

Unless otherwise noted, all typical values at $T_A = 25^\circ\text{C}$, $V_{CC2} - V_{EE} = 30\text{V}$, $V_E - V_{EE} = 0\text{V}$, all minimum and maximum specifications are at recommended operating conditions.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t_{PLH}	100	180	250	ns	$R_G = 10\Omega$, $C_G = 10\text{ nF}$, $f = 10\text{ kHz}$, Duty Cycle = 50%, $I_F = 10\text{ mA}$, $V_{CC2} = 30\text{V}$	1, 13, 14, 15, 16, 29	a, b
Propagation Delay Time to Low Output Level	t_{PHL}	100	180	250	ns			c, d
Pulse Width Distortion	PWD	-100	20	100	ns			
Propagation Delay Difference Between Any Two Parts or Channels	$(t_{PHL} - t_{PLH})$ PDD	-150	—	150	ns		d, e	
Rise Time	t_R	—	50	—	ns			
Fall Time	t_F	—	50	—	ns			
DESAT Sense to 90% V_O Delay	$t_{DESAT(90\%)}$	—	0.15	0.5	μs	$C_{DESAT} = 100\text{ pF}$, $R_G = 10\Omega$, $C_G = 10\text{ nF}$, $V_{CC2} = 30\text{V}$	17, 30	f
DESAT Sense to 10% V_O Delay	$t_{DESAT(10\%)}$	—	2	3	μs		18, 19, 20, 30	
DESAT Sense to Low Level FAULT Signal Delay	$t_{DESAT(FAULT)}$	—	0.25	0.5	μs	$C_{DESAT} = 100\text{ pF}$, $R_F = 2.1\text{ k}\Omega$, $C_F = \text{Open}$, $R_G = 10\Omega$, $C_G = 10\text{ nF}$, $V_{CC2} = 30\text{V}$	30	g
		—	0.8	—	μs	$C_{DESAT} = 100\text{ pF}$, $R_F = 2.1\text{ k}\Omega$, $C_F = 1\text{ nF}$, $R_G = 10\Omega$, $C_G = 10\text{ nF}$, $V_{CC2} = 30\text{V}$		
DESAT Sense to DESAT Low Propagation Delay	$t_{DESAT(LOW)}$	—	0.25	—	μs	$C_{DESAT} = 100\text{ pF}$, $R_F = 2.1\text{ k}\Omega$, $R_G = 10\Omega$, $C_G = 10\text{ nF}$, $V_{CC2} = 30\text{V}$	30	f
DESAT Input Mute	$t_{DESAT(MUTE)}$	15	26	40	μs	$C_{DESAT} = 100\text{ pF}$, $R_F = 2.1\text{ k}\Omega$, $R_G = 10\Omega$, $C_G = 10\text{ nF}$, $V_{CC1} = 5.5\text{V}$, $V_{CC2} = 30\text{V}$		h
Output High Level Common Mode Transient Immunity	$ CM_H $	15	25	—	$\text{kV}/\mu\text{s}$	$T_A = 25^\circ\text{C}$, $I_F = 10\text{ mA}$, $V_{CM} = 1500\text{V}$, $V_{CC2} = 30\text{V}$, $R_F = 2.1\text{ k}\Omega$, $C_F = 15\text{ nF}$	31, 32, 33, 34	i
		50	60	—	$\text{kV}/\mu\text{s}$	$T_A = 25^\circ\text{C}$, $I_F = 10\text{ mA}$, $V_{CM} = 1500\text{V}$, $V_{CC2} = 30\text{V}$, $R_F = 2.1\text{ k}\Omega$, $C_F = 1\text{ nF}$		i, j

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
Output Low Level Common Mode Transient Immunity	$ CM_L $	15	25	—	kV/ μ s	$T_A = 25^\circ\text{C}$, $V_F = 0\text{V}$, $V_{CM} = 1500\text{V}$, $V_{CC2} = 30\text{V}$, $R_F = 2.1\text{ k}\Omega$, $C_F = 15\text{ nF}$	31, 32, 33, 34	k
		50	60	—		$T_A = 25^\circ\text{C}$, $V_F = 0\text{V}$, $V_{CM} = 1500\text{V}$, $V_{CC2} = 30\text{V}$, $R_F = 2.1\text{ k}\Omega$, $C_F = 1\text{ nF}$		

- This load condition approximates the gate load of a 1200V/150A IGBT.
- As measured from I_F to V_O .
- Pulse Width Distortion (PWD) is defined as $|t_{PHL} - t_{PLH}|$ for any given unit.
- As measured from ANODE, CATHODE of LED to V_{OUT} .
- The difference between t_{PHL} and t_{PLH} between any two ACPL-333J parts under the same test conditions.
- The amount of time the DESAT threshold must be exceeded before V_{OUT} and the FAULT output begin to go low. This is supply voltage dependent.
- The amount of time from when the DESAT threshold is exceeded until the FAULT output goes low.
- Fault Reset: The amount of time when V_{OUT} will be asserted low after the DESAT threshold is exceeded. See [FAULT Reset](#).
- Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to ensure that the output will remain in the high state (that is, $V_O > 15\text{V}$ or $\text{FAULT} > 2\text{V}$).
- Split resistors network with a ratio of 1:1 is needed at input LED1. See [Figure 34](#).
- Common mode transient immunity in the low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to ensure that the output will remain in a low state (that is, $V_O < 1.0\text{V}$ or $\text{FAULT} < 0.8\text{V}$).

Package Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V_{ISO}	5000	—	—	V_{RMS}	$RH < 50\%$, $t = 1\text{ minute}$, $T_A = 25^\circ\text{C}$		a, b
Input-Output Resistance	R_{I-O}	—	$>10^9$	—	Ω	$V_{I-O} = 500\text{V}$		b
Input-Output Capacitance	C_{I-O}	—	1.3	—	pF	Frequency = 1 MHz		

- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 6000 V_{RMS}$ for 1 second. This test is performed before the 100% production test for partial discharge (method b) shown in [IEC/EN/DIN EN60747-5-5 Insulation Characteristics](#).
- This is a two-terminal measurement: pins 1 to 8 are shorted together, and pins 9 to 16 are shorted together.

Figure 1: V_{OUT} Propagation Delay Waveforms




Figure 2: I_{OH} vs. Temperature




Figure 3: I_{OL} vs. Temperature




Figure 4: V_{OH} vs. Temperature




Figure 5: V_{OL} vs. Temperature




Figure 6: V_{OH} vs. I_{OH}




Figure 7: V_{OL} vs. I_{OL}




Figure 8: I_{CLAMP} vs. Temperature




Figure 9: I_{CC2} vs. Temperature




Figure 10: I_{CC2} vs. V_{CC2}




Figure 11: I_{CHG} vs. Temperature




Figure 12: DESAT Threshold vs. Temperature




Figure 13: Propagation Delay vs. Temperature




Figure 14: Propagation Delay vs. Supply Voltage




Figure 15: Propagation Delay vs. Load Resistance




Figure 16: Propagation Delay vs. Load Capacitance




Figure 17: DESAT Sense to 90% V_{OUT} Delay vs. Temperature




Figure 18: DESAT Sense to 10% V_{OUT} Delay vs. Temperature




Figure 19: DESAT Sense to 10% V_{OUT} Delay vs. Load Resistance




Figure 20: DESAT Sense to 10% V_{OUT} Delay vs. Load Capacitance




Figure 21: I_{OH} Pulsed Test Circuit




Figure 22: I_{OL} Pulsed Test Circuit




Figure 23: V_{OH} Pulsed Test Circuit




Figure 24: V_{OL} Pulsed Test Circuit




Figure 25: I_{CC2H} Test Circuit




Figure 26: I_{CC2L} Test Circuit




Figure 27: I_{CHG} Pulsed Test Circuit




Figure 28: I_{DSCHG} Test Circuit




Figure 29: t_{PLH} , t_{PHL} , t_f , t_r , Test Circuit




Figure 30: t_{DESAT} Fault Test Circuit




Figure 31: CMR Test Circuit LED2 Off




Figure 32: CMR Test Circuit LED2 On




Figure 33: CMR Test Circuit LED1 Off





Figure 34: CMR Test Circuit LED1 On



Application Information

Product Overview Description


The ACPL-333J is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT/MOSFET gate drive circuit with fault protection and feedback into one SO-16 package. The active Miller clamp function eliminates the need for a negative gate drive in most applications and allows the use of a simple bootstrap supply for a high side driver. An optically isolated power output stage drives IGBTs with power ratings of up to 150A and 1200V. A high-speed internal optical link minimizes the propagation delays between the microcontroller and the IGBT while allowing the two systems to operate at very large common mode voltage differences that are common in industrial motor drives and other power switching applications. An output IC provides local protection for the IGBT to prevent damage during overcurrent, and a second optical link provides a fully isolated fault status feedback signal for the microcontroller. A built-in *watchdog* circuit, UVLO, monitors the power stage supply voltage to prevent IGBT caused by insufficient gate drive voltages. This integrated IGBT gate driver is designed to increase the performance and reliability of a motor drive without the cost, size, and complexity of a discrete design.

Two light-emitting diodes and two integrated circuits housed in the same SO-16 package provide the input control circuitry, the output power stage, and two optical channels. The output Detector IC is designed and manufactured on a high-voltage BiCMOS/Power DMOS process. The forward optical signal path, as indicated by LED1, transmits the gate control signal. The return optical signal path, as indicated by LED2, transmits the fault status feedback signal.

Under normal operation, the LED1 directly controls the IGBT gate through the isolated output detector IC, and LED2 remains off. When an IGBT fault is detected, the output detector IC immediately begins a *soft* shutdown sequence, reducing the IGBT current to zero in a controlled manner to avoid potential IGBT damage from inductive overvoltages. Simultaneously, this fault status is transmitted back to the input via LED2, where the fault latch disables the gate control input and the active low fault output alerts the microcontroller.

During power-up, the under-voltage lockout (UVLO) feature prevents the application of insufficient gate voltage to the IGBT by forcing the ACPL-333J's output low. Once the output is in the high state, the DESAT (V_{CE}) detection feature of the ACPL-333J provides IGBT protection. Thus, UVLO and DESAT work in conjunction to provide constant IGBT protection.

Figure 35: Block Diagram of ACPL-333J




Recommended Application Circuit

The ACPL-333J has an LED input gate control, and an open collector fault output suitable for wired-OR applications. The recommended application circuit shown in Figure 36 illustrates a typical gate drive implementation using the ACPL-333J. The application circuit describes the driving of the IGBT. However, it is also applicable to the MOSFET. Depending upon the MOSFET or IGBT gate threshold requirements, you may want to adjust the V_{CC} supply voltage ($V_{CC} = 17.5V$ for the IGBT and $12.5V$ for the MOSFET is recommended).

The two supply bypass capacitors ($0.1 \mu\text{F}$) provide the large transient currents necessary during a switching transition. Because of the transient nature of the charging currents, a low current (5 mA) power supply suffices. The desaturation diode D_{DESAT} 600V/1200V fast recovery type, t_{rr} below 75 ns (for example, ERA34-10), and capacitor C_{BLANK} are necessary external components for the fault detection circuitry. The gate resistor R_G serves to limit gate charge current and controls the IGBT collector voltage rise and fall times. The open collector fault output has a passive pull-up resistor R_F ($2.1 \text{ k}\Omega$) and a 1000-pF filtering capacitor, C_F . A 47-k Ω pull-down resistor $R_{\text{PULL-DOWN}}$ on V_{OUT} provides a predictable high level output voltage (V_{OH}). In this application, the IGBT gate driver will shut down when a fault is detected and the fault is reset by the next cycle of IGBT turn-on. See [Related Application Notes](#).

Figure 36: Recommended Application Circuit (Single Supply) with Desaturation Detection and Active Miller Clamp



Description of Operation

Normal Operation

During normal operation, V_{OUT} of the ACPL-333J is controlled by the input LED current I_F (pins 5, 6, 7, and 8), with the IGBT collector-to-emitter voltage being monitored through DESAT. The FAULT output is high. See [Figure 37](#).


Fault Condition

The DESAT pin monitors the IGBT V_{CE} voltage. When the voltage on the DESAT pin exceeds 6.5V while the IGBT is on, V_{OUT} is slowly brought low in order to *softly* turn off the IGBT and prevent large di/dt induced voltages. Also activated is an internal feedback channel that brings the FAULT output low for the purpose of notifying the microcontroller of the fault condition.

FAULT Reset

Once fault is detected, the output will be soft-shut down to low. All input LED signals will be ignored during the fault period to allow the driver to completely soft shut-down the IGBT. For the ACPL-333J, the driver will automatically reset the FAULT pin after a fixed mute time of 26 μs (typical). See [Figure 37](#).

Figure 37: Fault Timing Diagram



Output Control

The outputs (V_{OUT} and FAULT) of the ACPL-333J are controlled by the combination of I_F , UVLO, and a detected IGBT DESAT condition. Once UVLO is not active ($V_{CC2} - V_E > V_{UVLO}$), V_{OUT} is allowed to go high, and the DESAT (pin 14) detection feature of the ACPL-333J will be the primary source of IGBT protection. Once V_{CC2} is increased from 0V to above V_{UVLO+} , DESAT will remain functional until V_{CC2} is decreased below V_{UVLO-} . Thus, the DESAT detection and UVLO features of the ACPL-333J work in conjunction to ensure constant IGBT protection.

Desaturation Detection and High Current Protection

The ACPL-333J satisfies these criteria by combining a high-speed, high output current driver, high-voltage optical isolation between the input and output, local IGBT desaturation detection and shutdown, and an optically isolated fault status feedback signal into a single 16-pin surface-mount package.

The fault detection method, which is adopted in the ACPL-333J, is to monitor the saturation (collector) voltage of the IGBT and to trigger a local fault shutdown sequence if the collector voltage exceeds a predetermined threshold. A small gate discharge device slowly reduces the high short circuit IGBT current to prevent damaging voltage spikes.

Before the dissipated energy can reach destructive levels, the IGBT is shut off. During the off state of the IGBT, the fault detect circuitry is simply disabled to prevent false *fault* signals.

The alternative protection scheme of measuring IGBT current to prevent desaturation is effective if the short circuit capability of the power device is known, but this method will fail if the gate drive voltage decreases enough to only partially turn on the IGBT. By directly measuring the collector voltage, the ACPL-333J limits the power dissipation in the IGBT even with insufficient gate drive voltage. Another more subtle advantage of the desaturation detection method is that power dissipation in the IGBT is monitored, while the current sense method relies on a preset current threshold to predict the safe limit of operation. Therefore, an overly conservative overcurrent threshold is not needed to protect the IGBT.

Slow IGBT Gate Discharge during Fault Condition

When a desaturation fault is detected, a weak pull-down device in the ACPL-333J output drive stage will turn on to *softly* turn off the IGBT. This device slowly discharges the IGBT gate to prevent fast changes in drain current that could cause damaging voltage spikes due to lead and wire inductance. During the slow turn off, the large output pull-down device remains off until the output voltage falls below $V_{EE} + 2V$, at which time the large pull-down device clamps the IGBT gate to V_{EE} .

DESAT Fault Detection Blanking Time

The DESAT fault detection circuitry must remain disabled for a short time period following the turn-on of the IGBT to allow the collector voltage to fall below the DESAT threshold. This time period, called the DESAT blanking time, is controlled by the internal DESAT charge current, the DESAT voltage threshold, and the external DESAT capacitor.

The nominal blanking time is calculated in terms of external capacitance (C_{BLANK}), FAULT threshold voltage (V_{DESAT}), and DESAT charge current (I_{CHG}) as $t_{BLANK} = C_{BLANK} \times V_{DESAT}/I_{CHG}$. The nominal blanking time with the recommended 100-pF capacitor is $100 \text{ pF} \times 6.5\text{V}/240 \text{ }\mu\text{A} = 2.7 \text{ }\mu\text{s}$.

The capacitance value can be scaled slightly to adjust the blanking time, though a value smaller than 100 pF is not recommended. This nominal blanking time represents the longest time it will take for the ACPL-333J to respond to a DESAT fault condition. If the IGBT is turned on while the collector and emitter are shorted to the supply rails (switching into a short), the soft shutdown sequence will begin after approximately 3 μs . If the IGBT collector and emitter are shorted to the supply rails after the IGBT is already on, the response time will be much quicker due to the parasitic parallel capacitance of the DESAT diode. The recommended 100-pF capacitor should provide adequate blanking as well as fault response times for most applications.

I_F	UVLO ($V_{CC2} - V_E$)	DESAT Function	Pin 3 (FAULT) Output	V_{OUT}
ON	Active	Not Active	High	Low
ON	Not Active	Active (with DESAT fault)	Low (FAULT)	Low
ON	Not Active	Active (no DESAT fault)	High (or no fault)	High
OFF	Active	Not Active	High	Low
OFF	Not Active	Not Active	High	Low

Under-Voltage Lockout

The Under-Voltage Lockout (UVLO) feature is designed to prevent the application of insufficient gate voltage to the IGBT by forcing the ACPL-333J output low during power-up. IGBTs typically require gate voltages of 15V to achieve their rated $V_{CE(ON)}$ voltage. At gate voltages below 13V typically, the $V_{CE(ON)}$ voltage increases dramatically, especially at higher currents. At very low gate voltages below 10V, the IGBT may operate in the linear region and quickly overheat. The UVLO function causes the output to be clamped whenever insufficient operating supply (V_{CC2}) is applied. Once V_{CC2} exceeds V_{UVLO+} (the positive-going UVLO threshold), the UVLO clamp is released to allow the device output to turn on in response to input signals. As V_{CC2} is increased from 0V (at some level below V_{UVLO+}), first the DESAT protection circuitry becomes active. As V_{CC2} is further increased (above V_{UVLO+}), the UVLO clamp is released. Before the time the UVLO clamp is released, the DESAT protection is already active. Therefore, the UVLO and DESAT fault detection feature work together to provide seamless protection regardless of supply voltage (V_{CC2}).

Active Miller Clamp

A Miller clamp allows the control of the Miller current during a high dV/dt situation and can eliminate the use of a negative supply voltage in most of the applications. During turn-off, the gate voltage is monitored and the clamp output is activated when gate voltage goes below 2V (relative to V_{EE}). The clamp voltage is $V_{OL} + 2.5\text{V}$ typical for a Miller current up to 1100 mA. The clamp is disabled when the LED input is triggered again.


Other Recommended Components

The application circuit in [Figure 36](#) includes an output pull-down resistor, a DESAT pin protection resistor, a FAULT pin capacitor, and a FAULT pin pull-up resistor and active Miller clamp connection.

Output Pull-Down Resistor

During the output high transition, the output voltage rapidly rises to within 3 diode drops of V_{CC2} . If the output current then drops to zero due to a capacitive load, the output voltage will slowly rise from roughly $V_{CC2} - 3(V_{BE})$ to V_{CC2} within a period of several microseconds. To limit the output voltage to $V_{CC2} - 3(V_{BE})$, a pull-down resistor, $R_{PULL-DOWN}$, between the output and V_{EE} is recommended to sink a static current of several 650 μA while the output is high. Pull-down resistor values are dependent on the amount of positive supply and can be adjusted according to the formula, $R_{PULL-DOWN} = [V_{CC2} - 3 \times (V_{BE})] / 650 \mu A$.


Figure 38: Output Pull-Down Resistor



DESAT Pin Protection Resistor

The freewheeling of flyback diodes connected across the IGBTs can have large instantaneous forward voltage transients, which greatly exceed the nominal forward voltage of the diode. This may result in a large negative voltage spike on the DESAT pin, which will draw substantial current out of the driver if protection is not used. To limit this current to levels that will not damage the driver IC, a 100 Ω resistor should be inserted in series with the DESAT diode. The added resistance will not alter the DESAT threshold or the DESAT blanking time.

Figure 39: DESAT Pin Protection



Capacitor on FAULT Pin for High CMR


Rapid common mode transients can affect the fault pin voltage while the fault output is in the high state. A 1000-pF capacitor should be connected between the fault pin and ground to achieve adequate CMOS noise margins at the specified CMR value of 50 kV/ μs .

Pull-Up Resistor on FAULT Pin

The FAULT pin is an open collector output and therefore requires a pull-up resistor to provide a high-level signal. Also, the FAULT output can be wire OR-ed together with other types of protection (for example, overtemperature, overvoltage, overcurrent) to alert the microcontroller.

Other Possible Application Circuit (Output Stage)


Figure 40: IGBT Drive with Negative Gate Drive, External Booster and Desaturation Detection



NOTE:

- V_{CLAMP} should be connected to V_{EE} when it is not used.
- V_{CLAMP} is used as secondary gate discharge path.
- * indicates component required for negative gate drive topology.

Figure 41: Large IGBT Drive with Negative Gate Drive, External Booster



NOTE:

- V_{CLAMP} control secondary discharge path for higher power application.
- * indicates component required for negative gate drive topology.

Thermal Model

The ACPL-333J is designed to dissipate the majority of the heat through pins 1 and 4 for the input IC and pins 9 and 12 for the output IC. (There are two V_{EE} pins on the output side, pins 9 and 12, for this purpose.) Heat flow through other pins or through the package directly into ambient are considered negligible and are not modeled here.


To achieve the power dissipation specified in the absolute maximum specification, it is imperative that pins 1, 4, 9, and 12 have ground planes connected to them. As long as the maximum power specification is not exceeded, the only other limitation to the amount of power one can dissipate is the absolute maximum junction temperature specification of 125°C. The junction temperatures can be calculated with the following equations:

$$T_{ji} = P_i (\theta_{i1} + \theta_{1A}) + T_A$$

$$T_{jo} = P_o (\theta_{o9,12} + \theta_{9,12A}) + T_A$$

where P_i = power into input IC and P_o = power into output IC. Since θ_{1A} and $\theta_{9,12A}$ are dependent on PCB layout and airflow, their exact number may not be available.

Figure 42: ACPL-333J Thermal Model



T_{ji} = junction temperature of input side IC

T_{jo} = junction temperature of output side IC

T_{p1} = pin 1 temperature at package edge

$T_{p9,12}$ = pin 9 and 12 temperature at package edge

θ_{i1} = input side IC to pin 1 thermal resistance

$\theta_{o9,12}$ = output side IC to pin 9 and 12 thermal resistance

θ_{1A} = pin 1 to ambient thermal resistance

$\theta_{9,12A}$ = pin 9 and 12 to ambient thermal resistance

*The θ_{1A} and $\theta_{9,12A}$ values shown here are for PCB layouts with reasonable air flow.

This value may increase or decrease by a factor of 2 depending on PCB layout and/or airflow.

Therefore, a more accurate method of calculating the junction temperature is with the following equations:

$$T_{ji} = P_i \theta_{i1} + T_{p1}$$

$$T_{jo} = P_o \theta_{o9,12} + T_{p9,12}$$

These equations, however, require that the pin 1 and pins 9, 12 temperatures be measured with a thermal couple on the pin at the ACPL-333J package edge.

If the calculated junction temperatures for the thermal model in Figure 39 is higher than 125°C, the pin temperature for pins 9 and 12 should be measured (at the package edge) under worst-case operating environment for a more accurate estimate of the junction temperatures.

Related Application Notes

- Application Note 5314 – *Active Miller Clamp Application Note*
- Application Note 5324 – *Desaturation Fault Detection Application Note*
- Application Note 5315 – *"Soft" Turn-off Feature Application Note*
- Application Note 1043 – *Common-Mode Noise: Sources and Solutions Application Note*
- AN02-0310EN – *Plastics Optocoupler Products: ESD and Moisture Sensitivity Reliability Data Sheet*

Copyright © 2005-2025 Broadcom. All Rights Reserved. The term “Broadcom” refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

