

# HCPL-261A, HCPL-061A, HCPL-263A, HCPL-063A, HCPL-261N, HCPL-061N, HCPL-263N, HCPL-063N HCMOS Compatible, High CMR, 10-MBd Optocouplers

### Description

The Broadcom<sup>®</sup> HCPL-261A family of optically coupled gates provide all the benefits of the industry-standard 6N137 family with the added benefit of HCMOS compatible input current. This allows direct interface to all common circuit topologies without additional LED buffer or drive components. The AI-GaAs LED used allows lower drive currents and reduces degradation by using the latest LED technology. On the single-channel parts, an enable output allows the detector to be strobed. The output of the detector IC is an open collector schottky-clamped transistor. The internal shield provides a minimum common mode transient immunity of 1000 V/µs for the HCPL-261A family and 15000 V/µs for the HCPL-261N family.

### Figure 1: Functional Diagram



### **Features**

- HCMOS/LSTTL/TTL performance compatible
- 1000 V/µs minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 50V (HCPL-261A family) and 15 kV/µs minimum CMR at V<sub>CM</sub> = 1000V (HCPL-261N family)
- High speed: 10 MBd typical
- AC and DC performance specified over industrial temperature range –40°C to +85°C
- Available in 8-pin DIP, SOIC-8 packages
- Safety approval:
  - UL recognized per UL1577 3750 V<sub>rms</sub> for 1 minute and 5000 V<sub>rms</sub> for 1 minute (Option 020)
  - CSA approved
  - IEC/EN/DIN EN 60747-5-5 approved

### Applications

- Low input current (3.0 mA) HCMOS compatible version of 6N137 optocoupler
- Isolated line receiver
- Simplex/multiplex data transmission
- Computer-peripheral interface
- Digital isolation for A/D, D/A conversion
- Switching power supplies
- Instrumentation input/output isolation
- Ground loop elimination
- Pulse transformer replacement

**CAUTION!** Take normal static precautions in handling and assembly of this component to prevent damage and/or degradation that might be induced by electrostatic discharge (ESD). The components featured in this data sheet are not to be used in military or aerospace applications or environments.

# **Selection Guide**

Minimur	n CMR	Input		8-Pin DIP (300 Mil) Small-Outline SO-8 (40				Wide Body	Hermetic
dV/dt (V/µs)	V <sub>CM</sub> (V)	On- Current (mA)	Output Enable	Single- Channel Package	Dual- Channel Package	Single- Channel Package	Dual- Channel Package	Single- Channel Package	Single- and Dual- Channel Packages
NA	NA	5	YES	6N137 <sup>a</sup>		HCPL-0600 <sup>a</sup>		HCNW137 <sup>a</sup>	
			NO		HCPL-2630 <sup>a</sup>		HCPL-0630 <sup>a</sup>		
5,000	50		YES	HCPL-2601 <sup>a</sup>		HCPL-0601 <sup>a</sup>		HCNW2601 <sup>a</sup>	
			NO		HCPL-2631 <sup>a</sup>		HCPL-0631 <sup>a</sup>		
10,000	1,000		YES	HCPL-2611 <sup>a</sup>		HCPL-0611 <sup>a</sup>		HCNW2611 <sup>a</sup>	
			NO		HCPL-4661 <sup>a</sup>		HCPL-0661 <sup>a</sup>		
1,000	50		YES	HCPL-2602 <sup>a</sup>					
3,500	300		YES	HCPL-2612 <sup>a</sup>					
1,000	50	3	YES	HCPL-261A		HCPL-061A			
			NO		HCPL-263A		HCPL-063A		
1,000 <sup>b</sup>	1,000		YES	HCPL-261N		HCPL-061N			
			NO		HCPL-263N		HCPL-063N		
1,000	50	12.5	с						HCPL-193x <sup>a</sup>
									HCPL-56xx <sup>a</sup>
									HCPL-66xx <sup>a</sup>

a. Technical data are on separate Broadcom publications.

b. 15 kV/µs with V\_{CM} = 1 kV can be achieved using a Broadcom application circuit.

c. Enable is available for single-channel products only, except for HCPL-193x devices.

# Schematic





Note: Bypassing of the power supply line is required with a 0.1-µF ceramic disc capacitor adjacent to each optocoupler as shown in Figure 20. The total lead length between both ends of the capacitor and the isolator pins should not exceed 10 mm.

# **Ordering Information**

HCPL-xxxx is UL recognized with 3750  $V_{rms}$  for 1 minute per UL1577.

	Op	tion				Таре	UL 5000		
Part Number	RoHS Compliant	Non-RoHS Compliant	Package	Surface Mount	Gull Wing	and Reel		IEC/EN/DIN EN 60747-5-5	Quantity
HCPL-261A	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Х	Х				50 per tube
	-500E	#500		Х	Х	Х			1000 per reel
	-020E	#020					X		50 per tube
	-320E	-320		Х	Х		X		50 per tube
	-520E	-520		Х	Х	Х	X		1000 per reel
	-060E	#060						Х	50 per tube
	-560E	#560		Х	Х	Х		Х	1000 per reel
HCPL-261N	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Х	Х				50 per tube
	-500E	#500		Х	Х	Х			1000 per reel
	-020E	#020					Х		50 per tube
	-320E	#320		Х	Х		Х		50 per tube
	-520E	-520		Х	Х	Х	Х		1000 per reel
	-060E	#060						Х	50 per tube
	-360E	#360		Х	Х			Х	50 per tube
	-560E	_		Х	Х	Х		Х	1000 per reel
HCPL-263A	-000E	No option	300-mil DIP-8						50 per tube
	-300E	#300		Х	Х				50 per tube
	-500E	#500		Х	Х	Х			1000 per reel
	-020E	#020					Х		50 per tube
	-320E	#320		Х	Х		Х		50 per tube
	-520E	-520	-	Х	Х	Х	Х		1000 per reel
HCPL-263N	-000E	No option	300-mil						50 per tube
	-300E	#300	DIP-8	Х	Х				50 per tube
	-500E	#500	-	Х	Х	Х			1000 per reel
	-020E	#020	-				Х		50 per tube
	-320E	#320		Х	Х		Х		50 per tube
	-520E	#520		Х	Х	Х	Х		1000 per reel
HCPL-061A	-000E	No option	SO-8	Х					100 per tube
HCPL-061N	-500E	#500		Х		Х			1500 per reel
	-060E	#060		Х				X	100 per tube
	-560E	#560	4	Х		Х		Х	1500 per reel
HCPL-063A	-000E	No option	SO-8	Х					100 per tube
HCPL-063N	-500E	#500		Х		Х			1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. The combination of Option 020 and Option 060 is not available.

Example:

HCPL-261A-560E to order product of 300-mil DIP Gull Wing Surface-Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

**NOTE:** The notation #XXX is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant option will use -XXXE.

# **Package Outline Drawings**

NOTE: Pin locations are for reference only.

# HCPL-261A/261N/263A/263N Outline Drawings

**NOTE:** Pin location for reference only.









NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

# HCPL-061A/061N/063A/063N Outline Drawing

### Figure 4: 8-Pin Small Outline Package Device Drawing



# **Solder Reflow Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.

# **Regulatory Information**

The HCPL-261A and HCPL-261N families have been approved by the following organizations:

UL	Recognized under UL 1577, Component Recognition Program, File E55361.
CSA	Approval under CSA Component Acceptance Notice #5, File CA 88324.
IEC/EN/DIN EN 60747-5-5	

# **Insulation and Safety Related Specifications**

Parameter	Symbol	8-Pin DIP (300 Mil) Value	SO-8 Value	Unit	Conditions
Minimum External Air Gap (External Clearance)	L (101)	7.1	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L (102)	7.4	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	СТІ	200	200	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

NOTE: Option 300 – Surface-mount classification is Class A in accordance with CECC 00802.

# IEC/EN/DIN EN 60747-5-5 Insulation Characteristics<sup>a</sup>

Description	Symbol	PDIP Option 060	SO-8 Option 060	Unit
Installation classification per DIN VDE 0110, Table 1				
For Rated Mains Voltage ≤ 150 V <sub>rms</sub>		I-IV	I-IV	
For Rated Mains Voltage ≤ 300 V <sub>rms</sub>		I-IV	I-IV	
For Rated Mains Voltage ≤ 600 V <sub>rms</sub>		1-111	1-111	
Climatic Classification		40/85/21	40/85/21	
Pollution Degree (DIN VDE 0110/39)		2	2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	630	567	V <sub>peak</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	1181	1063	V <sub>peak</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m$ = 1s, Partial Discharge < 5 pC				
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	1008	907	V <sub>peak</sub>
$V_{IOR}M \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m$ = 10s, Partial Discharge < 5 pC				
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60s)	V <sub>IOTM</sub>	6000	6000	V <sub>peak</sub>
Safety-Limiting Values – maximum values allowed in the event of a failure.		·		
Case Temperature	Τ <sub>S</sub>	175	150	°C
Input Current	I <sub>S, INPUT</sub>	230	150	mA
Output Power	P <sub>S, OUTPUT</sub>	600	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	≥10 <sup>9</sup>	≥10 <sup>9</sup>	Ω

a. Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-5, for a detailed description.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	Τ <sub>S</sub>	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	+85	°C	
Average Input Current	I <sub>F(AVG)</sub>	—	10	mA	а
Reverse Input Voltage	V <sub>R</sub>	—	3	V	
Supply Voltage	V <sub>CC</sub>	-0.5	7	V	b
Enable Input Voltage	V <sub>E</sub>	-0.5	5.5	V	
Output Collector Current (Each Channel)	Ι <sub>Ο</sub>	—	50	mA	
Output Power Dissipation (Each Channel)	P <sub>O</sub>	—	60	mW	с
Output Voltage (Each Channel)	Vo	-0.5	7	V	
Lead Solder Temperature (Through-Hole Parts Only)		260°C for 10s, 1.6-mm below seating plane.			ane.
Solder Reflow Temperature Profile (Surface-Mount Parts Only)		See Packa	age Outline Draw	<mark>ings</mark> sectio	n.

a. Peaking circuits can be used, which produce transient input currents up to 30 mA, 50-ns maximum pulse width, provided the average current does not exceed 10 mA.

b. 1 minute maximum.

c. Derate linearly above 80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Unit
Input Voltage, Low Level	V <sub>FL</sub>	-3	0.8	V
Input Current, High Level	I <sub>FH</sub>	3.0	10	mA
Power Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
High Level Enable Voltage	V <sub>EH</sub>	2.0	V <sub>CC</sub>	V
Low Level Enable Voltage	V <sub>EL</sub>	0	0.8	V
Fan Out (at $R_L = 1 k\Omega$ )	N		5	TTL Loads
Output Pull-up Resistor	RL	330	4k	Ω
Operating Temperature	T <sub>A</sub>	-40	85	°C

# **Electrical Specifications**

Over recommended operating temperature ( $T_A = -40^{\circ}C$  to +85°C) unless otherwise specified. All typical values at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .

Parameter	Symbol	Device <sup>a</sup>	Min.	Тур.	Max.	Unit	Test Conditions	Figure	Note
High Level Output Current	I <sub>OH</sub>			3.1	100	μΑ	$V_{CC} = 5.5V, V_O = 5.5V,$ $V_F = 0.8V, V_E = 2.0V$	5	b
Low Level Output Voltage	V <sub>OL</sub>		—	0.4	0.6	V	$V_{CC} = 5.5V, I_{OL} = 13 \text{ mA} \text{ (sinking)},$ $I_{F} = 3.0 \text{ mA}, V_{E} = 2.0V$	6, 9	b, c
High Level Supply Current	I <sub>CCH</sub>	Single	—	7	10	mA	V <sub>E</sub> = 0.5V, V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 0 mA		с
		Dual	—	9	15	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 0 mA		
Low Level Supply Current	I <sub>CCL</sub>	Single	—	8	13	mA	$V_{E}$ = 0.5V, $V_{CC}$ = 5.5V, $I_{F}$ = 3.0 mA		
		Dual	—	12	21	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 3.0 mA		
High Level Enable Current	I <sub>EH</sub>	Single	—	-0.6	-1.6	mA	V <sub>CC</sub> = 5.5V, V <sub>E</sub> = 2.0V		
Low Level Enable Current	I <sub>EL</sub>	Single	_	-0.9	-1.6	mA	V <sub>CC</sub> = 5.5V, V <sub>E</sub> = 0.5V		
Input Forward Voltage	V <sub>F</sub>		1.0	1.3	1.6	V	I <sub>F</sub> = 4 mA	7	с
Temperature Coefficient of Forward Voltage	$\Delta V_F / \Delta T_A$		—	-1.25	—	mV/°C	I <sub>F</sub> = 4 mA		с
Input Reverse Breakdown Voltage	BV <sub>R</sub>		3	5	_	V	I <sub>R</sub> = 100 μΑ		с
Input Capacitance	C <sub>IN</sub>		—	60	_	pF	f = 1 MHz, V <sub>F</sub> = 0V		

a. Single-channel products = HCPL-261A/261N/061A/061N only. Dual-channel products = HCPL-263A/263N/063A/063N only.

b. No external pull-up is required for a high logic state on the enable input of a single-channel product. If the V<sub>E</sub> pin is not used, tying V<sub>E</sub> to V<sub>CC</sub> will result in improved CMR performance.

c. Each channel.

# **Switching Specifications**

Over recommended operating conditions ( $T_A = -40^{\circ}C$  to +85°C) unless otherwise specified. All typical values at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Fig.	Note
Input Current Threshold High to Low	I <sub>THL</sub>	_	1.5	3	mA	V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 0.6V, I <sub>O</sub> > 13 mA (sinking)	8, 11	а
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	_	52	100	ns	I <sub>F</sub> = 3.5 mA, V <sub>CC</sub> = 5.0V, V <sub>E</sub> = Open, C <sub>L</sub> = 15 pF,	10, 12, 13	a, b, c
Propagation Delay Time to Low Output Level	t <sub>PHL</sub>		53	100	ns	R <sub>L</sub> = 350Ω	10, 12, 13	a, b, d
Pulse Width Distortion	PWD  t <sub>PHL</sub> – t <sub>PLH</sub>	_	11	45	ns		10, 14	a, e
Propagation Delay Skew	t <sub>PSK</sub>		_	60	ns		26	a, f
Output Rise Time	t <sub>R</sub>	_	42		ns		10, 15	a, b
Output Fall Time	t <sub>F</sub>	_	12	_	ns		10, 15	a, b
Propagation Delay Time of Enable from V <sub>EH</sub> to V <sub>EL</sub>	t <sub>EHL</sub>	_	19	_	ns	I <sub>F</sub> = 3.5 mA, V <sub>CC</sub> = 5.0V, V <sub>EL</sub> = 0V, V <sub>EH</sub> = 3V,	16, 17	g
Propagation Delay Time of Enable from V <sub>EL</sub> to V <sub>EH</sub>	t <sub>ELH</sub>	_	30		ns	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 350Ω	16, 17	g

a. No external pull-up is required for a high logic state on the enable input of a single-channel product. If the V<sub>E</sub> pin is not used, tying V<sub>E</sub> to V<sub>CC</sub> will result in improved CMR performance.

b. Each channel.

c. The t<sub>PLH</sub> propagation delay is measured from the 1.75-mA point on the falling edge of the input pulse to the 1.5V point on the rising edge of the output pulse.

d. The t<sub>PHL</sub> propagation delay is measured from the 1.75-mA point on the rising edge of the input pulse to the 1.5V point on the falling edge of the output pulse.

e. Pulse width distortion (PWD) is defined as the difference between t<sub>PLH</sub> and t<sub>PHL</sub> for any given device.

f. Propagation delay skew (t<sub>PSK</sub>) is equal to the worst-case difference in t<sub>PLH</sub> and/or t<sub>PHL</sub> that will be seen between any two units under the same test conditions and operating temperature.

g. Single-channel products only (HCPL-261A/261N/061A/061N).

# **Common Mode Transient Immunity Specifications**

All values at  $T_A = 25^{\circ}C$ .

Parameter	Symbol	Device	Min.	Тур.	Max.	Unit	Test Conditions	Figure	Note
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	HCPL-261A HCPL-061A HCPL-263A HCPL-063A	1	5	_	kV/µs	$V_{CM} = 50V$ $V_{CC} = 5.0V, R_L = 350\Omega,$ $I_F = 0 mA, T_A = 25^{\circ}C,$ $V_{O(MIN)} = 2V$	18	a, b, c, d
		HCPL-261N HCPL-061N HCPL-263N HCPL-063N	1	5	_	kV/µs	$V_{CM} = 1000V$ $V_{CC} = 5V, R_L = 350\Omega,$ $I_F = 0 \text{ mA}, T_A = 25^{\circ}C,$ $V_{O(MIN)} = 2V$		
			15	25	_	kV/µs	V <sub>CM</sub> = 1000V Using Broadcom application circuit	21	a, b, c
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	HCPL-261A HCPL-061A HCPL-263A HCPL-063A	1	5	_	kV/µs	$V_{CM} = 50V$ $V_{CC} = 5.0V, R_L = 350\Omega,$ $I_F = 3.5 \text{ mA}, T_A = 25^{\circ}\text{C},$ $V_{O(MAX)} = 0.8V$	18	a, c, d, e
		HCPL-261N HCPL-061N HCPL-263N HCPL-063N	1	5	_	kV/µs	$V_{CM} = 1000V$ $V_{CC} = 5.0V, R_L = 350\Omega,$ $I_F = 3.5 \text{ mA}, T_A = 25^{\circ}\text{C},$ $V_{O(MAX)} = 0.8V$	-	
			15	25	—	kV/µs	V <sub>CM</sub> = 1000V Using Broadcom application circuit	21	a, c, e

a. Each channel.

b. Common mode transient immunity in a Logic High level is the maximum tolerable |dV<sub>CM</sub>/dt| of the common mode pulse, V<sub>CM</sub>, to ensure that the output will remain in a Logic High state (that is, V<sub>O</sub> > 2.0V).

c. For sinusoidal voltages,  $(|dV_{CM}|/dt)_{max}$  =  $\pi f_{CM}V_{CM(p-p)}$ 

d. No external pull-up is required for a high logic state on the enable input of a single-channel product. If the V<sub>E</sub> pin is not used, tying V<sub>E</sub> to V<sub>CC</sub> will result in improved CMR performance.

e. Common mode transient immunity in a Logic Low level is the maximum tolerable |dV<sub>CM</sub>/dt| of the common mode pulse, V<sub>CM</sub>, to ensure that the output will remain in a Logic Low state (that is, V<sub>O</sub> < 0.8V).

# **Package Characteristics**

All typical values at  $T_A = 25^{\circ}C$ .

Parameter	Sym.	Package <sup>a</sup>	Min.	Тур.	Max.	Unit	Test Conditions	Figure	Note
Input-Output Momentary	V <sub>ISO</sub>		3750			V <sub>rms</sub>	RH ≤ 50%, T <sub>A</sub> = 25°C,		c, d
Withstand Voltage <sup>b</sup>		OPT 020 <sup>e</sup>	5000	—	—		t = 1 minute		c, f
Input-Output Resistance	R <sub>I-O</sub>		—	10 <sup>12</sup>	—	Ω	V <sub>I-O</sub> = 500 Vdc		g, h
Input-Output Capacitance	C <sub>I-O</sub>		_	0.6	—	pF	f = 1 MHz, T <sub>A</sub> = 25°C		g, h
Input-Input Insulation Leakage Current	I <sub>I-I</sub>	Dual Channel	—	0.005	_	μA	RH ≤ 45%, t = 5s, V <sub>I-I</sub> = 500V		i
Resistance (Input-Input)	R <sub>I-I</sub>	Dual Channel	_	10 <sup>11</sup>	—	Ω			i
Capacitance (Input-Input)	C <sub>I-I</sub>	Dual 8-Pin Dip	—	0.03	—	pF	f = 1 MHz		i
		Dual SO-8	_	0.25	_				

a. Ratings apply to all devices except otherwise noted in the Package column

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable), your equipment level safety specification.

- c. The device is considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- d. In accordance with UL 1577, each optocoupler is proof-tested by applying an insulation test voltage ≥ 4500 V<sub>rms</sub> for 1 second (leakage detection current limit, I<sub>LO</sub> ≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- e. For 8-pin DIP package devices (HCPL-261A/261N/263A/263N) only.
- f. In accordance with UL 1577, each optocoupler is proof-tested by applying an insulation test voltage ≥ 6000 V<sub>rms</sub> for 1 second (leakage detection current limit, I<sub>LO</sub> ≤ 5 µA).
- g. Each channel.
- h. Measured between the LED anode and cathode shorted together, and pins 5 through 8 shorted together.
- i. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual-channel products only.



### Figure 5: Typical High Level Output Current vs. Temperature



### Figure 6: Low Level Output Current vs. Temperature

### Figure 7: Typical Diode Input Forward Current Characteristic

# $\begin{array}{c} \mbox{4}\\ \mbox{4}\\$









HCMOS Compatible, High CMR, 10-MBd Optocouplers

Figure 8: Typical Output Voltage vs. Forward Input Current



### Figure 11: Typical Input Threshold Current vs. Temperature



Figure 13: Typical Propagation Delay vs. Pulse Input Current



Figure 15: Typical Rise and Fall Time vs. Temperature



### Figure 12: Typical Propagation Delay vs. Temperature

HCMOS Compatible, High CMR, 10-MBd Optocouplers



Figure 14: Typical Pulse Width Distortion vs. Temperature



### Figure 16: Test Circuit for $t_{\text{EHL}}$ and $t_{\text{ELH}}$



# Figure 18: Test Circuit for Common Mode Transient Immunity and Typical Waveforms



# Figure 17: Typical Enable Propagation Delay vs. Temperature (HCPL-261A/-261N/-061A/-061N Only)



# Figure 19: Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per IEC/EN/DIN EN 60747-5-5





### Figure 20: Recommended Printed Circuit Board Layout





Note: Bypassing of the power supply line is required with a 0.1-µF ceramic disc capacitor adjacent to each optocoupler as shown in Figure 20. The total lead length between both ends of the capacitor and the isolator pins should not exceed 10 mm.





\* HIGHER CMR MAY BE OBTAINABLE BY CONNECTING PINS 1, 4 TO INPUT GROUND (GND1).

# **Application Information**

# Common-Mode Rejection for HCPL-261A/HCPL-261N Families

Figure 21 shows the recommended drive circuit for the HCPL-261N/-261A for optimal common-mode rejection performance. Note the following two points:

- The enable pin is tied to V<sub>CC</sub> rather than floating (this applies to single-channel parts only).
- Two LED-current setting resistors are used instead of one. This is to balance I<sub>LED</sub> variation during commonmode transients.

If the enable pin is left floating, it is possible for commonmode transients to couple to the enable pin, resulting in common-mode failure. This failure mechanism only occurs when the LED is on and the output is in the Low state. It is identified as occurring when the transient output voltage rises above 0.8V. Therefore, the enable pin should be connected to either  $V_{CC}$  or logic-level high for best commonmode performance with the output low (CMR<sub>L</sub>). This failure mechanism is only present in single-channel parts (HCPL-261N, -261A, -061N, -061A) that have the enable function.

Also, common-mode transients can capacitively couple from the LED anode (or cathode) to the output-side ground causing current to be shunted away from the LED (which can be bad if the LED is on) or conversely cause current to be injected into the LED (bad if the LED is meant to be off). Figure 22 shows the parasitic capacitances that exist between LED anode/cathode and output ground ( $C_{LA}$  and  $C_{LC}$ ). Also shown in Figure 22 on the input side is an AC-equivalent circuit.

Table 1 indicates the directions of  $I_{LP}$  and  $I_{LN}$  flow depending on the direction of the common-mode transient.

For transients occurring when the LED is on, common-mode rejection (CMR<sub>L</sub>, since the output is in the *low* state) depends on the amount of LED current drive (I<sub>F</sub>). For conditions where I<sub>F</sub> is close to the switching threshold (I<sub>TH</sub>), CMR<sub>L</sub> also depends on the extent that I<sub>LP</sub> and I<sub>LN</sub> balance each other. In other words, any condition where common-mode transients cause a momentary decrease in I<sub>F</sub> (that is, when dV<sub>CM</sub>/dt > 0 and |I<sub>FP</sub>| > |I<sub>FN</sub>|, referring to Table 1) will cause common-mode failure for transients that are fast enough.

Figure 22: AC Equivalent Circuit



Likewise, for common-mode transients that occur when the LED is off (that is,  $CMR_H$ , since the output is *high*), if an imbalance between  $I_{LP}$  and  $I_{LN}$  results in a transient  $I_F$  equal to or greater than the switching threshold of the optocoupler, the transient *signal* may cause the output to drop below 2V (which constitutes a  $CMR_H$  failure).

By using the recommended circuit in Figure 21, good CMR can be achieved. (In the case of the -261N families, a minimum CMR of 15 kV/µs is achieved using this circuit.) The balanced I<sub>LED</sub>-setting resistors help equalize I<sub>LP</sub> and I<sub>LN</sub> to reduce the amount by which I<sub>LED</sub> is modulated from transient coupling through C<sub>LA</sub> and C<sub>LC</sub>.

lf dV <sub>CM</sub> /dt ls:	Then I <sub>LP</sub> Flows:		LED I <sub>F</sub> Current Is	If  I <sub>LP</sub>   >  I <sub>LN</sub>  , LED I <sub>F</sub> Current Is Momentarily:
Positive (>0)	Away from LED anode through C <sub>LA</sub>	Away from LED cathode through $C_{LC}$	Increased	Decreased
Negative (<0)	Toward LED anode through C <sub>LA</sub>	Toward LED cathode through C <sub>LC</sub>	Decreased	Increased

### Table 1: Effects of Common Mode Pulse Direction on Transient ILED

S

# **CMR** with Other Drive Circuits

CMR performance with drive circuits other than that shown in Figure 21 may be enhanced by following these guidelines:

- Use of drive circuits where current is shunted from the LED in the LED off state (as shown in Figure 23 and Figure 24). This beneficial for good CMR<sub>H</sub>.
- Use of I<sub>FH</sub> > 3.5 mA. This is good for high CMR<sub>L</sub>.

Using any one of the drive circuits in Figure 23 to Figure 25 with  $I_F = 10$  mA will result in a typical CMR of 8 kV/µs for the HCPL-261N family, as long as the PC board layout practices are followed. Figure 23 shows a circuit that can be used with any totem-pole-output TTL/LSTTL/HCMOS logic gate. The buffer PNP transistor allows the circuit to be used with logic devices that have low current-sinking capability. It also helps maintain the driving-gate power-supply current at a constant level to minimize ground shifting for other devices connected to the input-supply ground.

# Figure 23: TTL Interface Circuit for the HCPL-261A/-261N Families



When using an open-collector TTL or open-drain CMOS logic gate, the circuit in Figure 24 may be used. When using a CMOS gate to drive the optocoupler, the circuit shown in Figure 25 may be used. The diode in parallel with the  $R_{LED}$  speeds the turn-off of the optocoupler LED.

# Figure 24: TTL Open-Collector/Open-Drain Gate Drive Circuit for HCPL-261A/-261N Families.







# Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew

Propagation delay is a figure of merit that describes how quickly a logic signal propagates through a system. The propagation delay from low to high ( $t_{PLH}$ ) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low ( $t_{PHL}$ ) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low ( $t_{PHL}$ ) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 10).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20% to 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, and so on).

Propagation delay skew,  $t_{PSK}$ , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either  $t_{PLH}$  or  $t_{PHL}$ , for any given group of optocouplers that are operating under the same conditions (that is, the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 26, if the inputs of a group of optocouplers are switched either ON or OFF at the same time,  $t_{PSK}$  is the difference between the shortest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ , and the longest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ .

As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel data transmission rate. Figure 27 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 27 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap; otherwise, the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice  $t_{PSK}$ . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The  $t_{PSK}$  specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.

### Figure 26: Illustration of Propagation Delay Skew – t<sub>PSK</sub>







Copyright © 2005-2023 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



