

### AEDR-9930E2L

# Three-Channel Reflective Incremental Linear Encoder Digital or Analog Output (397 LPI)



### **Description**

The Broadcom<sup>®</sup> AEDR-9930E2L is a three-channel reflective optical encoder. The selectable and programmable options available are three-channel digital or analog differential A, B, and I outputs.

The AEDR-9930E2L in analog encoder modes, with three-channel differential analog outputs (Sine+, Sine-; Cos+, Cos-; I+, I-), can be interfaced directly with available external interpolators.

The AEDR-9930E2L digital encoder mode offers two-channel (AB) quadrature digital outputs and a third channel digital index output. Being TTL compatible, the outputs of the AEDR-9930E2L encoder can be interfaced with most of the signal processing circuitries. Therefore, the encoder provides easy integration and flexible design-in into existing systems.

The AEDR-9930E2L encoder is designed to operate over a -40°C to +115°C temperature range and is suitable for commercial, industrial, and automotive end applications.

The encoder houses an LED light source and photodetecting circuitry in a single package. The small size of 5.00~mm (L) × 5.00~mm (W) × 1.05~mm (H) allows it to be used in a wide range of miniature commercial applications, where size and space are primary concerns.

#### **Features**

- Analog output option: three-channel single-ended and differential analog output and analog or digital index output
- Digital output option: three-channel differential or TTL compatible; two-channel quadrature (AB) digital outputs for direction sensing and a third channel, index digital output
- Wide-selection built-in interpolator with 1X to 10X, 12X, 14X, 16X, 18X, 20X, 25X, 32X, 50X, 64X, 80X, 100X, 128X, 160X, 256X to 512X, and other user-programmable interpolation factors
- SPI programmable interpolator from 1X to 1024X
- LED status output for functional operation, calibration, and error
- Offscale to onscale auto-trigger autocalibration
- Surface-mount leadless package:5.0 mm (L) × 5.0 mm (W) × 1.05 mm (H)
- Operating voltage: 3.3V and 5.0V supply
- Built-in LED current regulation
- Wide operating temperature range from –40°C to +115°C
- High encoding resolution: 397 LPI (lines per in.) or 15.63 LPmm (lines per mm)


## **Applications**


- Closed-loop stepper motors
- Small motors, actuators
- Industrial printers
- Robotics
- Card readers
- Pan-tilt-zoom (PTZ) cameras
- Portable medical equipment
- Optometric equipment
- Linear stages

**Disclaimer:** Except as expressly indicated in writing, the component is not designed or warranted to be suitable for use in safety-related applications where its failure or malfunction can reasonably be expected to result in injury, death, or severe equipment damage. Customers are solely responsible for determining the suitability of this product for its intended application and solely liable for all loss, damage, expense, or liability in connection with such use.

## **Output Waveform**

Figure 1: Sample of Output Waveforms





Quadrature Signals A,B and I

## **Digital Parameter Definitions**

Test	Parameter	Definition
Count	N	The number of bar and window pairs or counts per revolution (CPR) of the code wheel.
Cycle	С	360 electrical degrees (°e), 1 bar and window pair.
		One Shaft Rotation: 360 mechanical degrees, N cycles.
Cycle Error	ΔC	An indication of cycle uniformity. The difference between an observed shaft angle that gives rise to one electrical cycle, and the nominal angular increment of 1/N of a revolution.
Pulse Width (Duty) Error	ΔΡ	The deviation, in electrical degrees, of the pulse width from its ideal value of 180°e.
State	S	The number of electrical degrees between a transition in the output of channel A and the neighboring transition in the output of channel B. There are 4 states per cycle, each nominally 90°e.
Phase	φ	The number of electrical degrees between the center of the high state of channel A and the center of the high state of channel B. This value is nominally 90°e for quadrature output.
Optical Radius	R <sub>OP</sub>	The distance from the code wheel's center of rotation to the optical center (O.C.) of the encoder module.
Index Pulse Width	P <sub>0</sub>	The number of electrical degrees that an index is high during one full shaft rotation.

## **Absolute Maximum Ratings**

Parameter	Symbol	Value
Storage Temperature	T <sub>S</sub>	–40°C to 125°C
Operating Temperature	T <sub>A</sub>	−40°C to 115°C
Supply Voltage	V <sub>CC</sub>	7V

#### NOTE:

- 1. Proper operation of the encoder cannot be guaranteed if the maximum ratings are exceeded.
- 2. Exposure to extreme light intensity, such as from flashbulbs or spotlights, can cause permanent damage to the device.
- 3. Remove the Kapton tape only after the SMT reflow process and just before final assembly. Take precautions to keep the encoder ASIC clean at all times.
- 4. Make sure not to scratch or damage the ASIC during removal of the Kapton tape.
- 5. Some particles might be present on the surface of the encoder ASIC. The presence of these particles does not degrade the performance of the encoder.

**CAUTION!** Take anti-static discharge precautions when handling the encoder in order to avoid damage, degradation, or both, induced by ESD.


## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	25	115	°C	
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V	Ripple <100 mV <sub>p-p</sub>
		4.5	5	5.5		
Current	I <sub>CC</sub>	_	70	125	mA	Dependent on spatial position and rotation speed
Pin Current (All I/O Outputs)	1	-20	_	20	mA	
Maximum Output Frequency	F	_	_	0.2	MHz	At 1X Interpolation
(External Pin Selectable)		_	_	0.4	MHz	At 2X Interpolation
		_	_	0.8	MHz	At 4X Interpolation
		_	_	1.6	MHz	At 8X Interpolation
		_	_	3.2	MHz	At 16X Interpolation
		_	_	4.0	MHz	At 32X Interpolation
		_	_	4.0	MHz	At 64X Interpolation
		_	_	4.0	MHz	At 128X Interpolation
		_	_	4.0	MHz	At >256X Interpolation
Maximum Output Frequency (SPI Programmable)	F	_	_	4.0	MHz	At ≥20X Interpolation
Radial Misalignment	E <sub>R</sub>	_	_	±0.3	mm	Based on R <sub>OP</sub> 5.21 mm
(R <sub>OP</sub> Dependent)						512 CPR = ±0.30 mm
						256 CPR = ±0.20 mm
						1000 CPR = ±0.50 mm
Code Wheel Gap	G	0.45	0.75	1.05	mm	For ≥512 CPR
Specular Reflectance	$R_f$	60%	_	_	_	Reflective area
		_	_	5%	_	Non-reflective area

## **Power-Up Behavior**

When the AEDR-9930E2L is powered on, the A, B, and I digital outputs are invalid until after the initial first toggle state of either the Channel A or Channel B signal.

## **Encoder Pinout**






Table 1: AEDR-9930E2L Pinout

Pin	Name <sup>a</sup>	Function		
1	CH_A+ / Sin+	Digital A+ / Sin+		
2	CH_A- / Sin- /SPI_DIN	Digital A-/Sin-/SPI Data In		
3	VDD 5V	Digital Supply Voltage		
4	VSSD	Digital Ground		
5	CH_B+ / Cos+	Digital B+ / Cos+		
6	CH_B- / Cos- / SPI_CLK	Digital B- / Cos- / SPI Clock		
7	CH_I+ / Index+ / SPI_DOUT	Digital I+ / Index+ / SPI Data Out		
8	CH_I- / Index- / CLK100K	Digital I- / Index- / CLK 100		
9	CAL_STAT	Calibration Status		
10	N.C.			
11	N.C.			
12	N.C.			
13	N.C.			
14	N.C.			
15	N.C.			
16	N.C.	_		
17	CAL	Autocalibration		

•						•	-
a.	١	1.C.	=	No	con	nec	ct.

Pin	Name <sup>a</sup>	Function
18	INDEX_SEL	Index Selection
19	SEL1	Mode Selection 1
20	SEL2	Mode Selection 2
21	SEL3	Mode Selection 3
22	VSSA	Analog Ground
23	VDDA	Analog Supply Voltage
24	LED REG	LED Regulation
25	OP_STAT	Operation Status
26	N.C.	_
27	LED CATHODE	LED Cathode
28	LED ANODE	LED Anode
29	LED ANODE	LED Anode
30	N.C.	_
31	VSSA	Analog Ground
32	ERR_STAT	Error Status
33	VSSA	Analog Ground


## **Select Options – AEDR-9930E2L Built-In Interpolation**

No.	SEL1 <sup>a</sup>	SEL2 <sup>a</sup>	SEL3 <sup>a</sup>	Interpolation Factor	IND SEL	Index
1	Low	Low	Low	1X	Low	Interpolation 1X - Index Gated 90°e
					High	Interpolation 1X - Index Gated 180°e
					Open	Interpolation 1X - Index Raw (Ungated)
2	High	Low	Low	2X	Low	Interpolation 2X - Index Gated 90°e
					High	Interpolation 2X - Index Gated 180°e
					Open	Interpolation 2X - Index Gated 360°e
3	Open	Low	Low	3X	Low	Interpolation 3X - Index Gated 90°e
					High	Interpolation 3X - Index Gated 180°e
					Open	Interpolation 3X - Index Gated 360°e
4	Low	High	Low	4X	Low	Interpolation 4X - Index Gated 90°e
					High	Interpolation 4X - Index Gated 180°e
					Open	Interpolation 4X - Index Gated 360°e
5	High	High	Low	5X	Low	Interpolation 5X - Index Gated 90°e
					High	Interpolation 5X - Index Gated 180°e
					Open	Interpolation 5X - Index Gated 360°e
6	Open	High	Low	6X	Low	Interpolation 6X - Index Gated 90°e
					High	Interpolation 6X - Index Gated 180°e
					Open	Interpolation 6X - Index Gated 360°e
7	Low	Open	Low	7X	Low	Interpolation 7X - Index Gated 90°e
					High	Interpolation 7X - Index Gated 180°e
					Open	Interpolation 7X - Index Gated 360°e
8	High	Open	Low	8X	Low	Interpolation 8X - Index Gated 90°e
					High	Interpolation 8X - Index Gated 180°e
					Open	Interpolation 8X - Index Gated 360°e
9	Open	Open	Low	9X	Low	Interpolation 9X - Index Gated 90°e
					High	Interpolation 9X - Index Gated 180°e
					Open	Interpolation 9X - Index Gated 360°e
10	Low	Low	High	10X	Low	Interpolation 10X - Index Gated 90°e
					High	Interpolation 10X - Index Gated 180°e
					Open	Interpolation 10X - Index Gated 360°e
11	High	Low	High	12X	Low	Interpolation 12X - Index Gated 90°e
					High	Interpolation 12X - Index Gated 180°e
					Open	Interpolation 12X - Index Gated 360°e
12	Open	Low	High	14X	Low	Interpolation 14X - Index Gated 90°e
					High	Interpolation 14X - Index Gated 180°e
					Open	Interpolation 14X - Index Gated 360°e
13	Low	High	High	Analog 500 mVpp	Low	Analog SIN/COS (500 mVpp), Digital Index (Ungated)
				Analog 1Vpp	High	Analog SIN/COS (1 Vpp), Digital Index (Ungated)
				Analog 1Vpp	Open	Analog SIN/COS (1 Vpp), Analog Index

No.	SEL1 <sup>a</sup>	SEL2 <sup>a</sup>	SEL3 <sup>a</sup>	Interpolation Factor	IND SEL	Index
14	High	High	High	16X	Low	Interpolation 16X - Index Gated 90°e
		_			High	Interpolation 16X - Index Gated 180°e
					Open	Interpolation 16X - Index Gated 360°e
15	Open	High	High	18X	Low	Interpolation 18X - Index Gated 90°e
					High	Interpolation 18X - Index Gated 180°e
					Open	Interpolation 18X - Index Gated 360°e
16	Low	Open	High	20X	Low	Interpolation 20X - Index Gated 90°e
		-			High	Interpolation 20X - Index Gated 180°e
					Open	Interpolation 20X - Index Gated 360°e
17	High	Open	High	25X	Low	Interpolation 25X - Index Gated 90°e
		·			High	Interpolation 25X - Index Gated 180°e
					Open	Interpolation 25X - Index Gated 360°e
18	Open	Open	High	32X	Low	Interpolation 32X - Index Gated 90°e
		-			High	Interpolation 32X - Index Gated 180°e
					Open	Interpolation 32X - Index Gated 360°e
19	Low	Low	Open	50X	Low	Interpolation 50X - Index Gated 90°e
			·		High	Interpolation 50X - Index Gated 180°e
					Open	Interpolation 50X - Index Gated 360°e
20	High	Low	Open	64X	Low	Interpolation 64X - Index Gated 90°e
			•		High	Interpolation 64X - Index Gated 180°e
					Open	Interpolation 64X - Index Gated 360°e
21	Open	Low	Open	80X	Low	Interpolation 80X - Index Gated 90°e
			·		High	Interpolation 80X - Index Gated 180°e
					Open	Interpolation 80X - Index Gated 360°e
22	Low	High	Open	100X	Low	Interpolation 100X - Index Gated 90°e
			•		High	Interpolation 100X - Index Gated 180°e
					Open	Interpolation 100X - Index Gated 360°e
23	High	High	Open	128X	Low	Interpolation 128X - Index Gated 90°e
			•		High	Interpolation 128X - Index Gated 180°e
					Open	Interpolation 128X - Index Gated 360°e
24	Open	High	Open	160X	Low	Interpolation 160X - Index Gated 90°e
	'		•		High	Interpolation 160X - Index Gated 180°e
					Open	Interpolation 160X - Index Gated 360°e
25	Low	Open	Open	256X	Low	Interpolation 256X - Index Gated 90°e
			•		High	Interpolation 256X - Index Gated 180°e
					Open	Interpolation 256X - Index Gated 360°e
26	High	Open	Open	512X	Low	Interpolation 512X - Index Gated 90°e
		'	'		High	Interpolation 512X - Index Gated 180°e
					Open	Interpolation 512X - Index Gated 360°e
27	Open	Open	Open	SPI Mode	Low	SPI Mode: Program Selection
	- 1,	- 1	- 1		High	SPI Mode: Output Enabled

a. Open selection must be connected to the middle of a voltage divider circuit.

Figure 2: Example of Voltage Divider Circuit



The digital interpolation factor above is used with the following equations to cater to various rotational speed (RPM) and count per revolution (CPR).

The CPR (at 1X interpolation) is based on the following equation, which is dependent on radius of operation (R<sub>OP</sub>).

CPR = LPI × 
$$2\pi$$
 ×  $R_{OP}$  (in.) or CPR = LPmm ×  $2\pi$  ×  $R_{OP}$  (mm)

**NOTE:** LPmm = LPI / 25.4

## **Programmable Select Options**

The AEDR-9930E2L digital encoder is programmable via the SPI with an interpolator factor from 1X to 1024X.

- 1. Configure external selection to SPI Mode: Program Selection.
- 2. For signals output after configuration, set external selection to SPI Mode: Output Enabled.

### SPI Communication Pinout (for Interpolation and Index Width Selection)

**Table 2: Encoder Calibration-Related Pinout** 

Pin	Name	Function
7	SPI DOUT	SPI Data Output
2	SPI DIN	SPI Data Input
6	SPI CLK	SPI Clock


### SPI Read and Write Timing Diagram (Maximum Clock Frequency 1 MHz)

Table 3: SPI Read and Write Memory Map

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			Ac	ldress[6	:0]			Data[7:0]							
Write	1		Address[6:0]									Data	[7:0]			


### SPI Write: <Write Command = 1><7bits address><8bits data>

#### Figure 3: SPI Write Timing Diagram



#### SPI Read: <Read Command = 0><7bits address>

#### Figure 4: SPI Read Timing Diagram



### **Unlock Sequence**

- 1. Write to SPI Address 0x10 with value AB (Hex) to unlock Level 1.
- 2. Write to SPI Address 0x14 with value 00 (Hex) to go to Page 0.

### **Program Memory**

1. Write to SPI Address 0x11 with value A1 (Hex) to program memory.

## **Interpolation Settings and Programming**

- 1. Write to SPI Address 0x0B and 0x0C with the value shown in the following tables.
- 2. After finalizing the CPR settings, write to SPI Address 0x11 (Hex) with a value A1 (Hex) before proceeding to program the AEDR-9930E2L.

Table 4: List of Available Interpolation and Index Values in the AEDR-9930E2L

Byte Address			Bit							
[Hex]	Page	7	6	5	4	3	2	1	0	Notes
0x0B	0			lwidth_digital[1:0] INT[10:8]					]	INT: 0-1024
0x0C					INT	[7:0]				

Interpolation INT	0x0B (Hex)	0x0C (Hex)
1	Bit 0 = 0	01
2		02
10		0A
11	•	0B
255	Bit 0 = 0	FF
256	Bit 0 = 1	00
257	Bit 0 = 1	01
512	Bit 1 = 1	00
	-	
1024	Bit 2 = 1	00


lwidth_ Digital	IndexWidth
00	90°
01	180°
10	N/A
11	360°

## Recommended Setup for the Power Supply Pins and General Routing

The VDDA, VDD, and the respective grounds (VSSA and VSSD) are to be connected separately as shown in Figure 5. Be sure to follow these schematic design rules:

- Use a pair of 22-µF and 0.1-µF capacitors as bypass on VDD and VDDA. Place them in parallel as close as possible to the encoder ASIC package, in between the power and ground pins.
- Design separate VDD and VDDA traces.
- Minimize trace or cable length where possible.

Figure 5: Reference Schematic Diagram for the AEDR-9930E2L



#### NOTE:

- 1. Pin 33 is the center pad of the package and is labeled VSSA.
- 2. See the table in Select Options AEDR-9930E2L Built-In Interpolation for SEL1, SEL2, SEL3, and IND\_SEL configurations.
- 3. VDDA and VDD must be the same voltage level.
- 4. VSSA and VSSD must be connected together.
- 5. Op\_Stat, Err\_Stat, and Cal\_Stat are encoder status outputs. Do not use the outputs to directly drive an LED. Do not connect the pins if they will not be used.
- 6. Place a weak pull-low onto the CAL pin.

### **Autocalibration Process**

The AEDR-9930E2L has a built-in autocalibration algorithm that can be triggered by moving the encoder from an off-scale condition (no window bar) to an on-scale condition (window bar). Alternatively, place a piece of paper or opaque material in front of the encoder and then remove it to start the autocalibration process. The purpose of the calibration process is to align the center of the Index signal to the center of the Channel B signal. The misalignment of the Index signal is due to potential spatial misalignment of the encoder to the code strip after assembly. Perform the autocalibration process even if the A, B, and I signals appear normal at the first power-on after the encoder assembly. The autocalibration process helps to optimize the internal encoder ASIC settings, which enhances reliability and performance.

Off-scale to on-scale autocalibration trigger steps are as follows:

- 1. Ensure that the encoder is *not* positioned over the code strip or the window bar pattern (off-scale). Power on the encoder. Alternatively, place a piece of opaque (not transparent) material in front of the encoder and then remove it.
- 2. Move the code strip so that it is positioned over the encoder and within the specified spatial tolerance (on-scale).
- 3. Move the code strip back and forth over the encoder. Monitor the calibration status by observing the CAL\_Stat signal or Ch A+/Ch B+.
- 4. Move the code strip continuously for at least 5 to 10 seconds; the total time is dependent on both the speed of movement and the count of the index pattern crossing the ASIC encoder. The Ch B+ state will change to high if the autocalibration process is successful. The states of both Ch A+ and Ch B+ will change to high if the autocalibration process is unsuccessful. If autocalibration is unsuccessful, verify that the gap between the encoder and the code strip is correct, and repeat Steps 1 through 4 as needed.
- 5. The encoder output will function as normal if the calibration is completed successfully.
- 6. After calibration is completed, a power cycle is recommended for the new encoder settings to be effective.

Autocalibration steps by pin trigger are as follows:

- 1. Ensure that the code strip is positioned within the specified tolerance.
- 2. Power on the encoder, and tie Pin17 to high.
- 3. Move the code strip back and forth over the encoder. Monitor the calibration status by observing the CAL\_Stat signal or Ch A+/Ch B+.
- 4. Move the code strip continuously for least 5 to 10 seconds; the total time is dependent on both the speed of movement and the count of the index pattern crossing the ASIC encoder. The Ch B+ state will change to high if the autocalibration process is successful. The states of both Ch A+ and Ch B+ will change to high if the autocalibration process is unsuccessful. If autocalibration is unsuccessful, verify that the gap between the encoder and the code strip is correct, and repeat Steps 1 to 4 as needed.
- 5. The encoder output will function as normal if the calibration is completed successfully.
- 6. After calibration is completed, a power cycle is recommended for the new encoder settings to be effective.

Table 5: Encoder Autocalibration Status Based on Pad State

Pad	CAL (Pin 17)	A+	B+	l+	Status
Pad State	Н	L	L	L	Autocalibration in progress
	Н	Н	L	L	Incremental autocalibration complete
	Н	L	Н	L	Incremental and index autocalibration complete
	Н	Н	Н	L	Autocalibration fail with error


## **Status Pin States (LED Indicators)**

	Dawer IIn			LED_ERROR				
Pin	Power-Up from t = 0 for 50 ms	Encoder Ready	Calibration In Progress	Index Detection In Progress	Calibration Done (Pass)	Calibration Fail	Maximum Current <sup>a</sup>	Early Warning <sup>b</sup>
Op_Stat	L	Н	L	Н	L (single 500-ms pulse)	L (single 500-ms pulse)	Х	Х
Cal_Stat	L	L	Pulsing (500 ms on, 500 ms off)	L	H (single 500-ms pulse)	L	Х	Х
Err_Stat	L	L			L		Н	Pulsing (500 ms on, 500 ms off)


- a. No pulsing signal indicates a maximum LED current state (off scale or no window bar).
- b. Early warning on high LED current but signal is normal.

Figure 6: LED Status Pins Signals with Multiple Index Checks Enabled

a. Calibration done and passed successfully.



b. Calibration unsuccessful and fail.




#### NOTE:

- 1. After powering-up for 50 ms, all status pins are at a low state.
- 2. For normal operation, Op\_Stat will be at a high state.
- 3. When calibration is triggered, either by pin trigger or via off-scale/opaque material blocking the light path, Op\_Stat will be at a low state, while the Cal\_Stat will be pulsing at an even 500-ms interval between high and low states.
- 4. The calibration process is now at the index checking stage, where the encoder movement needs to be continued for another six rotations, to detect for six index pulses. Op\_Stat will be at a high state, while the Cal\_Stat will be at a low state.
- 5. Depending on the calibration and index checking status, one of the following occurs:

- a. If the calibration is successful, the Op\_Stat will be at a low state for 500 ms, while at the same time the Cal\_Stat will be at a high state for 500 ms.
- b. If the calibration is unsuccessful, or if the index checking status is failed (for example multiple index pulses detected), then the Op\_Stat will be at a low state for 500 ms, while the Cal\_Stat will continue to stay at a low state.
- 6. The encoder returns to the normal operation mode.

#### Figure 7: LED Error Status Pin

a. LED current early warning status with pulsing output at 500ms on and 500ms off. Encoder output signal is still normal.




#### NOTE:

- 1. The status pin serves as an output signal and is not intended to drive or sink current.
- 2. The ABI signal state when LED\_ERROR is triggered (off-scale/no window bar) is as follows:

I/O	A+	A-	B+	B-	<b> </b> +	l-
Pad State	Н	L	Н	L	L	Н

Figure 8: Status Pin Diagram



#### NOTE:

1. H = High (VDD)

2. L = Low (GND)

## Digital Signal Characteristics (Code Wheel of R<sub>OP</sub> at 5.21 mm, 512 CPR)

Table 6: Typical Channel A and Channel B Signal Dynamic Performance over Different Interpolation Values

			Dynamic Performance <sup>a</sup>							
Parameter			Typical <sup>b</sup>							
Interpolation Factor	Symbol	1X	2X	4X	8X	16X	32X	64X	128X	Unit
Cycle Error	ΔC	±7	±8	±9	±9	±11	±13	±16	±19	°e
Pulse Width (Duty) Error	ΔΡ	±4	±4	±5	±5	±8	±11	±13	±15	°e
Phase Error	Δφ	±1	±2	±2	±3	±4	±6	±8	±9	°e
State Error	ΔS	±2	±2	±3	±4	±5	±10	±13	±13	°e
Index Pulse Width (Gated 90°)	Po				(	90				°e
Index Pulse Width (Gated 180°)	Po		180				°e			
Index Pulse Width (Gated 360°)	Po	N/A				360				°e
Index Pulse Width (Raw Ungated)	P <sub>O</sub>	330				N/A				°e

a. The optimal performance of the encoder depends on the motor and system setup condition of the individual customer.

#### **Electrical Characteristics**

Characteristics over recommended operating conditions at 25°C.

Table 7: Typical Channel A and Channel B Signal Electrical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
High Level Output Voltage	V <sub>OH</sub>	2.4	_	_	V	I <sub>OH</sub> = -20 mA
Low Level Output Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OH</sub> = +20 mA
Output Current Per Channel, Iout	Io	_	_	20	mA	
Rise Time	t <sub>r</sub>	_	<50	_	ns	CL ≤50 pF
Fall Time	t <sub>f</sub>	_	<50	_	ns	

b. Typical values represent the average value of the encoder performance based on the factory setup conditions at 2-MHz frequency for ≥16X interpolations.

### **Code Wheel Characteristics**


Characteristics are based on a Broadcom-qualified code wheel supplier. Contact Broadcom for information regarding qualified reflective code wheel suppliers.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Specular Reflectance	$R_f$	60%			_	Reflective area
		_	_	5%	_	Non-reflective area
LED Peak Wavelength	$\lambda_{p}$	_	853	_	nm	

## **Code Strip Design Guidelines**

- Similar to code wheel design, the incremental and index window tracks are reflective surfaces.
- The incremental and index bar tracks are opaque surfaces.
- There is only one index window track.
- The number of incremental window and bar tracks depend on the application requirement.
- The incremental window width is denoted by W<sub>window</sub>.
- The incremental bar width is denoted by W<sub>bar</sub>.
- All incremental window and bar tracks have a width value of e.
- The incremental window offset from the index window is denoted by f.
- The width of the index window track is 0.0258 mm.


Figure 9: Code Strip Design



NOTE: Code strip facing up. Encoder placed on top of code strip in this view.

Dimension	Formula	397 LPI
Pitch	25.4/396.875	0.0640
a (mm)	_	1.2625
b (mm)	_	0.5788
c (mm)	_	0.6837
d (mm)	_	0.6500
e (mm)	Pitch/2	0.0320
f (mm)	1.25 × e	0.400
g (mm)	_	0.0258
h (mm)	<del></del>	0.0129


## **AEDR-9930E2L Pseudo ABS Placement**



#### NOTE:

- 1. In this view, the code wheel is facing up and the encoder is placed on top of the code wheel.
- 2. This drawing is for illustration purposes only and is not to scale.


## **Package Outline Drawing**



#### NOTE:

- 1. All dimensions are in millimeters (mm).
- 2. Unless otherwise specified, tolerance is x.xx ± 0.15 mm.

### **Recommended PCB Land Pattern**



#### NOTE:

- 1. All dimensions are in millimeters (mm).
- 2. Unless otherwise specified, tolerance is x.xx ± 0.05 mm.

## **Encoder Placement Orientation, Position, and Direction of Movement**

The AEDR-9930E2L is designed with both the emitter and detector die placed in parallel to the code wheel window/bar orientation. The encoder package is mounted on top facing down onto the code wheel. When properly aligned, the detector side will be closer to the center of the code wheel than the emitter.

The optical center of the encoder package must be aligned tangential to the code wheel's  $R_{OP}$ . The optimal gap setting recommended is 0.75 mm, with the range of 0.45 mm to 1.05 mm, based on 512 CPR.

Channel A leads Channel B when the code wheel rotates counterclockwise, and Channel B leads Channel A when the code wheel rotates clockwise.

Figure 10: Top-Down View of the AEDR-9930E2L with Respect to Code Wheel Positioning



For illustration purposes only. Not to scale.





Figure 11: Channel A and Channel B Signal Output Sequence with Respect to Code Wheel Rotational Direction



**NOTE:** Drawings are for illustration purposes only and are not to scale.

## **Moisture Sensitivity Level**

The AEDR-9930E2L package is qualified to moisture sensitive level 3 (MSL 3). Precaution is required to handle this moisture-sensitive product to ensure the reliability of the product.

#### Storage before use:

- The unopened moisture barrier bag (MBB) can be stored at <40°C/90% RH for 12 months.
- Open the MBB just prior to assembly.

#### Control after opening the MBB:

 The encoder that will be subjected to reflow solder must be mounted within 168 hours of exposure to factory conditions of <30°C/60% RH.</li>

#### Control for unfinished reel:

■ Store a sealed MBB with desiccant or desiccators at <5% RH.


#### Baking is required if the following conditions exist:

- The humidity indicator card (HIC) is >10% when read at 23°C ± 5°C.
- The encoder floor life exceeded 168 hours after opening the moisture barrier bag.

#### Recommended baking condition:

■ 60°C ± 5°C for 20 hours (tape and reel) or 125°C ± 5°C for 8 hours (loose units).

Figure 12: Typical Lead-Free Solder Reflow Profile



**CAUTION!** Use care when handling the encoder ASIC because it is a sensitive optical device. Remove the protective Kapton tape only after the reflow process and just before final assembly.

## **Tape and Reel Information**

Figure 13: AEDR-9930E2L Carrier Tape Dimensions






Figure 14: AEDR-9930E2L Reel Dimensions and Orientation



## **Ordering Information**



**Table 8: Relevant Part Numbers and Ordering Information** 

Ordering Information	Туре
AEDR-9930E2L-100	AEDR-9930E2L, 397 LPI Incremental Linear Encoder, Tape and Reel, 1000 pieces
AEDR-9930E2L-102	AEDR-9930E2L, 397 LPI Incremental Linear Encoder, Tape and Reel, 100 pieces
HEDS-9930E2LEVB	Linear Encoder Evaluation Board with 2 Units of Code Strip Bundling
HEDS-9930E2LPRGEVB	SPI Programming Kit with Linear Encoder Evaluation Board and 2 units of Code Strip Bundling

**NOTE:** For applications that require a rotary encoder, please refer to the AEDR-9930E2 data sheet.

Converget © 2024, 2025 Proodoom, All Dights Doops and The term "Proodoom" refers to Broodoom Inc. and/or its
Copyright © 2024–2025 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to <a href="https://www.broadcom.com">www.broadcom.com</a> . All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.
Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.
<b>● BROADCOM®</b>