

# ACPL-337J Fuji Electric PIM Module EP2 Package Evaluation Board

Reference Manual Version 1.0

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2018 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

## **Table of Contents**

Chapter 1: Introduction	
- 1.1 Power Integrated Module	
Chapter 2: Description of the Evaluation Board	
2.1 Board Description	6
2.2 Gate Drive Design	8
2.3 DC/DC Power Supply Design	10
Chapter 3: Evaluation Board Test and Result	
3.1 Switching Waveform	
3.2 Short Circuit Protection (DESAT)	
Appendix A: References	
Revision History	
Version 1.0, November 26, 2018	

# **Chapter 1: Introduction**

### **1.1 Power Integrated Module**

The Power Integrated Module (PIM) is a product that integrates a three-phase inverter circuit, a diode bridge circuit, and a braking circuit into a single module, making it possible to create a compact design for motor drive or uninterruptible power supply.



### Figure 1: PIM Circuit Diagram

The evaluation board supports EP2 solder pins (M719), "M" type module.

### Figure 2: M719 EP2 Package



M719

M719 modules support both Fuji Electric 7th Generation IGBT (X-series) and 6th Generation IGBT (V-series). Compared to the V-series, the latest X-series reduces power losses and contributes to energy saving. Maximum continuous operation temperature of X-series is also expanded from 150°C to 175°C.

The modules supported by the evaluation board are shown in Table 1.

### Table 1: Supported M719 EP2 Modules

Generation	۱ <sub>C</sub>	650V	1200V
7th Generation, X-Series	35A		7MBR35XMA120-50
	50A	7MBR50XMA065-50	7MBR50XMA120-50
	75A	7MBR75XMA065-50	7MBR75XME120-50
6th Generation, V-Series	25A		7MBR25VM120-50
	35A		7MBR35VM120-50
	50A		7MBR50VM120-50

# **Chapter 2: Description of the Evaluation Board**

## 2.1 Board Description

Figure 3: Evaluation Board for M719 "M" Type Module



Figure 4 and Figure 5 show the layout of the evaluation board and the main circuit diagram.

Figure 4: Evaluation Board Layout



#### Figure 5: Evaluation Board Main Circuit Diagram



T1, T2, and T3 are the three-phase AC input terminals, R, S, and T. They are connected to the diode bridge circuit, which will rectify the AC input to DC+/DC- bus voltage. T8, T9, and T10 are the three-phase AC output terminals U, V, and W that can be connected to a three-phase motor. The DC+, DC-, and brake terminals can be accessed from terminals T4/T6, T7, and T5, respectively. The thermistor of the PIM can be accessed from NTC connector CN9. The PWM input signals from the controller board can be connected to the inverter using the 30-pin XG-series flat cable PCB connector CN8. The fault signals from the ACPL-337J gate drive optocouplers are fed back to the controller using the same connector CN8.

Six ACPL-337J gate drive optocouplers, IC3 to IC8 are used to drive the six IGBTs of the three-phase inverter, and IC9 is used to drive the braking IGBT. The evaluation board has an isolated DC/DC power supply MS57140-07F, IC1 to provide power for the gate drive optocouplers. The DC/DC power supply converts DC +20V from connector CN1 to +15V/–6V gate drive voltage.

The reference design will describe the gate drive and isolated power supply designs and testing. Other details, such as the full schematic, bill of material, and PCB layouts, can be found in Fuji Electric website: http://www.fujielectric.com/products/semiconductor/model/igbt/evaluation/box/doc/pdf/MT6M13583a\_E.pdf

### 2.2 Gate Drive Design

Figure 6: Block Diagram of ACPL-337J and SO-16 Package



The ACPL-337J is a fully featured 4A smart gate drive optocoupler device capable of driving 600V, 650V, or 1200V, up to 200A IGBT directly. The device features rail-to-rail output, integrated LED driver, active Miller clamp, high desaturation (DESAT) blanking current source, and Under Voltage Lock-Out (ULVO) feedback control circuit, providing a complete cost-effective gate drive solution for motor control and power inverter applications. The ACPL-337J is available in a compact, surface-mountable SO-16 package with 8 mm of creepage and clearance. It provides the reinforced insulation certified by safety regulatory IEC/EN/DIN, UL, and CSA with working voltage of V<sub>IORM</sub> =  $1414V_{PEAK}$ .

### Figure 7: ACPL-337J Gate Drive Circuit



The schematic shows the gate drive design for the top bridge, U-phase IGBT using ACPL-337J (IC3). Other phases (V and W), bottom bridge, and braking IGBTs use the same gate drive circuits.

The ACPL-337J has an integrated input LED driver with high impedance input (VIN+) for interfacing with the controller. The LED driver's output (VLEDDRV) must be connected with the recommended split resistors to LED1 to achieve the rated high CMR performance of more than  $50kV/\mu s$ . If the LED driver is not used, LED1 can still be driven directly by other means of discrete driver configuration.

It is recommended that the two resistors (R4/R5) connected to input LED's anode and cathode are split in the ratio 1:1. They will help to balance the common mode impedances at the LED's anode and cathode. This helps to equalize the common mode voltage changes at the anode and cathode to give high CMR performance. In this case, R4 and R5 are  $150\Omega$  resistors to limit LED1 current to about 10 mA based on 5V VCC1 supply.

The primary side has two open drain FAULT and UVLO feedback outputs suitable for wired 'OR' applications. ACPL-337J monitors the output power supply constantly. When secondary side power supply is lower than undervoltage lockout (UVLO) threshold, the gate driver output will shut off to protect IGBT from low voltage bias. The low output power supply fault will be reported through the UVLO feedback. In this way, the UVLO feedback can also serve as a READY signal to the controller during power up. These open drain FAULT and UVLO outputs are connected to  $10k\Omega$  pull-up resistors (R2/R3) and 330 pF filtering capacitors (C6/C7).

The supplies, VCC1 and VCC2 are connected to C5, C113, C115, and C117 (1 µF) bypass decoupling capacitors to provide the large transient currents necessary during a switching transition.

The ACPL-337J monitors the saturation (collector) voltage of the IGBT and triggers a local shutdown sequence if the collector voltage exceeds a predetermined threshold of 7V during short circuit or over current fault condition. The DESAT pin is connected to the collector of IGBT (P1) via 600V high voltage blocking diodes, D101, D102, and resistor R105 (1k $\Omega$ ). Blanking capacitor, C114 (220 pF) is used to prevent false fault detection by filtering high frequency noise transient.

The VCLAMP pin is connected directly to the gate of the IGBT and can sink 3A of parasitic Miller current during switching to prevent false turn on of the IGBT.

The gate resistors R108 (15 $\Omega$ ) and R107 (0 $\Omega$ ) serve to limit gate current and indirectly control the IGBT switching time. Diode, D105, is used to bypass resistor R107 and control the gate current and slew rate during IGBT gate discharging. It should be noted that the gate resistor must limit ACPL-337J peak output current to within 4A absolute maximum.

## 2.3 DC/DC Power Supply Design

### Figure 8: Schematic of the DC/DC Power Supply



M57140-07F is an isolated DC-to-DC converter with an input of DC 20V.It supplies four 21.5V outputs. Isolation is provided from primary to secondary ( $V_{ISO}$  2.5 kV<sub>RMS</sub>/min) and also between the secondary ( $V_{ISO}$  1.5 kV<sub>RMS</sub>/min). The 21.5V outputs are split into +15V and –6V supplies by 15V Zener diodes ZD101 to ZD104. The +15V/–6V supplies are connected to the seven ACPL-337J to provide bipolar gate drive voltages.

IC2 is a TA7805F voltage regulator to regulate the 20V input to 5V supply for the primary side of the ACPL-337J.

# **Chapter 3: Evaluation Board Test and Result**

## 3.1 Switching Waveform

The following figures show the turn on, turn off, and reverse recovery switching waveforms of the evaluation board with PIM 7MBR35XMA120-50. The PIM was tested with 600V DC bus voltage with collector and reverse recovery current at 35A.

Figure 9: Turn On Switching Waveforms



Figure 10: Turn Off Switching Waveforms



#### Figure 11: Reverse Recovery Waveforms



## 3.2 Short Circuit Protection (DESAT)

The following figures show the short circuit and FAULT report waveforms of the evaluation board with PIM 7MBR35XMA120-50. The PIM was tested with 600V DC bus voltage and short circuit current of about 200A. The DESAT of ACPL-337J was triggered causing the output or  $V_{GE}$  to soft shutdown. The primary side FAULT pin of the ACPL-337J was being pulled low, indicating a short circuit fault had occurred to the controller.



#### Figure 12: Short Circuit Waveforms

### Figure 13: Primary Side FAULT Reporting Waveforms



Short circuit

# **Appendix A: References**

- "ACPL-337J 4 Amp Gate Drive Optocoupler with Integrated (VCE) Desaturation Detection, Active Miller Clamping, Fault and UVLO Status Feedback," Broadcom Inc., AV02-4319EN. https://docs.broadcom.com/docs/AV02-4391EN
- 2. "FUJI IGBT Module EP2 Package Evaluation Board," Fuji Electric MT6M13583 Rev. a. http://www.fujielectric.com/products/semiconductor/model/igbt/evaluation/box/doc/pdf/MT6M13583a\_E.pdf
- 3. "7MBR35XMA120-50 Power Module (X Series) 1200V/35A PIM Datasheet," Fuji Electric. http://www.fujielectric.com/products/semiconductor/model/igbt/pim.html
- 4. "M57140-07F Datasheet", Isahaya Electronics Corporation.

## **Revision History**

### Version 1.0, November 26, 2018

Initial document release.

