# 

# ACFJ-3540T

Automotive Gate Drive Optocoupler with Integrated Flyback DC-DC Controller, Emitter Sensing, UVLO Feedback, Active Miller Clamping, and Negative Bias

### Description

The Broadcom<sup>®</sup> Automotive Optocoupler Smart Gate Driver features an integrated flyback controller for isolated DC-DC converter, IGBT emitter over-current sensing with soft-shutdown protection and fault feedback, under voltage lockout, IGBT over-temperature detection/shutdown and feedback, and active Miller current clamping. The fast propagation delay with excellent timing skew performance enables excellent timing control and efficiency. This full feature optocoupler, which comes in a compact, surface-mountable SO-24 package with 0.8-mm pitch for space savings, is suitable for HEV and EV applications.

Broadcom R<sup>2</sup>Coupler<sup>®</sup> isolation products provide reinforced insulation and reliability that delivers safe signal isolation critical in automotive and high temperature industrial applications.

### **Functional Diagram**

#### Figure 1: ACFJ-3540T Functional Diagram



### Features

- Qualified to AEC-Q100 Grade 1 Test Guidelines
- Automotive temperature range: –40°C to +125°C
- Integrated flyback controller for isolated DC-DC converter
- Regulated output supply voltage: 15V ± 5%
- Minimum peak output current: -1A/+2.5A
- Miller clamp sinking current: 2.5A
- Maximum propagation delay: 150 ns
- Common mode rejection (CMR): 50 kV/µs at V<sub>CM</sub> = 1500V
- Integrated fail-safe IGBT protection
  - Emitter over-current sensing, "Soft" IGBT turn-off and fault feedback
  - Under Voltage Lock-Out protection (UVLO) with feedback
  - Over-temperature detection, with auto shutdown and feedback
- High noise immunity
  - Miller current clamping
  - Direct LED input with low input impedance and low noise sensitivity
  - Negative gate bias
- SO-24 package with 8-mm creepage and clearance
  - Regulatory approvals:
  - UL1577, CSA
  - IEC 60747-5-5

### Applications

 IGBT gate driver for traction inverter, charger, and HVAC

# **Ordering Information**

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACFJ-3540T	-000E	SO-24	Х		Х	45 per tube
	-500E		Х	Х	Х	850 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACFJ-3540T-500E to order product of SO-24 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

# Package Outline Drawing

### Figure 2: 24-Lead Surface Mount



### **Recommended PB-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

NOTE: Non-halide flux should be used.

# **Product Overview Description**

The ACFJ-3540T (shown in Figure 1) is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit. It features flyback controller for isolated DC-DC converter, a high current gate driver, Miller current clamping, IGBT over-current and under voltage lock-out protection and feedback in a SO-24 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increased its noise immunity.

# Package Pin Out

#### Figure 3: ACFJ-3540T Package Pin Out

ACFJ-3540T								
1 VCC1	VEE2 24							
2 sw	LED2+23							
3 VEE1	OC 22							
4 VEE1	TIN 21							
5 COMP	VE 20							
「」/UVLO	VCC2 19							
/FAULT	VO 18							
Ф /от	CLAMP 17							
P CA	MSD 16							
10 AN	SSD 15							
11 CA	VEE214							
12 NC	VEE2							

# **Pin Description**

Pin No.	Pin Name	Function	Pin No.	Pin Name	Function
1	VCC1	Input power supply	24	VEE2	Output ground
2	SW	Switch output to primary coil	23	LED2+	No connection, for testing only
3	VEE1	Input ground	22	OC	Current sense input
4	VEE1	Input ground	21	TIN	Temperature sense input
5	COMP	Compensation network for flyback controller	20	VE	IGBT emitter reference
6	/UVLO	VCC2 under voltage feedback	19	VCC2	Output power supply
7	/FAULT	Over current fault feedback	18	VO	Pull-up and hard shutdown driver
8	/OT	Over temperature fault feedback	17	CLAMP	Miller current clamping output
9	CA	Input LED cathode	16	MSD	Mild shutdown driver
10	AN	Input LED anode	15	SSD	Soft shutdown driver
11	CA	Input LED cathode	14	VEE2	Output ground
12	NC	No internal connection	13	VEE2	Output ground

# **Typical Gate Drive Circuit with Emitter Current Sensing**

Figure 4: ACFJ-3540T Typical Gate Drive Circuit with Over-Current and Over-Temperature Sensing and Negative Bias Set by Vz



NOTE: Component value is subjected to change with varying application requirements.

# **Description of Operations and Functions**

### **Operation of Integrated Flyback Controller**

The primary control block implements direct duty cycle control logics for line and load regulation. Primary winding current is sensed and limited within 1.3A to prevent transformer short circuit failure from damaging the primary switch inside the chip. Secondary output voltage  $V_{CC2}$  is sensed and fed back to the primary control circuits.  $V_{CC2}$  over-voltage can be detected and primary switch (SW) is turned off to protect secondary over voltage failure.

The flyback controller maximum PWM duty cycle is designed to be around 50% to ensure discontinuous operation mode under high load condition. A discrete transformer should be connected to ACFJ-3540T according to Figure 4 for complete isolated DC-DC converter. Input LED should be kept off while powering up the VCC1. To ensure proper operation of the DC-DC converter, fast VCC1 rise time (<=5ms) is preferred for soft start function to control the inrush current. (The soft start function is explained in Application Note 5576). If  $V_{CC2}$  fails to rise above 6V at the end of the soft start period (about 17 ms), the primary switch is turned off to prevent a possible  $V_{CC2}$  short circuit event during start-up.

The average PWM switching frequency of primary switch (SW) is dithered in a range of  $\pm$  6% typically. Frequency dithering feature helps to achieve better EMI performance by spreading the switching and its harmonics over wider band.

### Status Flags

The status flags at the input side reflect the state of the circuit operation.

- Normal operation: All the status flags (/UVLO, /FAULT and /OT) are in Hi-Z state. These pins are pulled high through the external resistors.
- V<sub>CC2</sub> UVLO (under-voltage lock out) fault: During operation, if the V<sub>CC2</sub> falls below the UVLO threshold, only the /UVLO flag will be pulled low.
- Short circuit (SC) fault: If short circuit fault occurs, the IGBT gate will be soft-shutdown (pulled low by the SSD pin action). Only the /FAULT flag will be pulled low.
- Over-temperature fault: If over temperature fault occurs whereby TIN voltage crosses V<sub>TIN</sub>- threshold level, the output driver VO will do hard shutdown. Only the /OT flag will be pulled low.
- LED2 fault: If the primary IC detects no signal from LED2 (LED2 is off), it is presumed that LED2 is faulty and all the status flags (/UVLO, /FAULT and /OT) will be pulled low. The driver IC's power will then need to be recycled for IC reset.

	Status Flags					
Conditions	/UVLO	/FAULT	/OT			
Normal operation	Hi-Z	Hi-Z	Hi-Z			
VCC2 UVLO fault	Low	Hi-Z	Hi-Z			
Short circuit (SC) fault	Hi-Z	Low	Hi-Z			
Over temperature fault	Hi-Z	Hi-Z	Low			
LED2 fault	Low	Low	Low			

### **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the input LED current ( $I_F$ ). When input LED current is driven high, the main output of ACFJ-3540T can then delivers a 1A sourcing current to drive the external buffer that drives the IGBT's gate. While the input LED is switched off, it provides 2.5A sinking current to external buffer to switch the gate off fast. An additional Miller clamping pull-down transistor is activated when gate voltage drops below  $V_{TH\_CLAMP}$  voltage to provide low impedance path to Miller current as shown in Figure 5.

### Figure 5: Gate Drive Signal Behavior



### **Description of Under-Voltage Lock Out**

Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage due to high heat dissipation. ACFJ-3540T monitors the output power supply ( $V_{CC2}$ ) constantly. When output power supply is lower than under-voltage lock out (UVLO) threshold, gate driver output will shut off to protect IGBT from low voltage bias. During power up, the UVLO feature forces the ACFJ-3540T's output low to prevent unwanted turn-on at lower voltage.





### **Description of Over-Voltage Protection**

When  $V_{CC2}$  is greater than the specified  $V_{CC2}$  Over-Voltage Protection threshold, the transistor at the SW pin on the primary side will shut down and the DC/DC flyback conversion will cease.

### **Description of Operation during Over-Current Condition**

- 1. OC terminal monitors IGBT's emitter current via the emitter sense resistor.
- At the moment when LED turns off, the voltage at the OC terminal is assessed. If it is within V<sub>OC</sub> threshold voltage, a hard-shutdown will be executed for this normal condition, where VO pin is used to lower the IGBT gate voltage (V<sub>GATE</sub>) strongly.
- If the voltage at the OC terminal is above V<sub>OC</sub> threshold at the moment of turn-off, a mild-shutdown will be triggered for this over-current condition, where only MSD pin is used to lower the IGBT gate voltage (V<sub>GATE</sub>) slowly.
- 4. When V<sub>GATE</sub> falls across the V<sub>TH\_CLAMP</sub> voltage (approximately 2V), all driver pins (VO, MSD, SSD, and CLAMP) are activated to clamp the gate low.
- 5. In the Mild-shutdown state (over-current), /FAULT is not triggered (remains in Hi-Z state) and is pulled high by external resistor.
- 6. Driver output responds to LED input normally upon next PWM switching.

#### Figure 7: Circuit Behavior During an Over-Current Event



### **Description of Operation during Short-Circuit Condition**

- 1. OC terminal monitors IGBT's emitter current via the emitter sense resistor.
- When LED is on, the voltage at the OC terminal is constantly assessed. When it exceeds the V<sub>SC</sub> threshold, gate driver IC recognized it as a short circuit event and a soft-shutdown will be triggered. The IGBT gate voltage (V<sub>GATE</sub>) is lowered very slowly by SSD pin only.
- 3. /FAULT signal is pulled low, notifying the microcontroller of the short-circuit fault condition.
- When V<sub>GATE</sub> falls across the V<sub>TH\_CLAMP</sub> voltage (typically 2V above V<sub>EE2</sub>), the CLAMP pin is activated to clamp the gate low, but VO and MSD remain in Hi-Z state.
- 5. All PWM commands will be ignored during mute time t<sub>SC(MUTE)</sub>.
- When t<sub>SC(MUTE)</sub> expires, LED input needs to be kept low for t<sub>SC(RESET)</sub> duration before fault condition can be cleared. VO and MSD will then be reset to low.
- 7. After fault condition is cleared, /FAULT flag will return to high, and output starts to respond to LED input.

#### Figure 8: Circuit Behavior during Short-Circuit Event



### **Description of Operation during Over-Temperature Fault Condition**

- TIN terminal monitors temperature input by connecting to temperature sensor, such as IGBT on-chip diodes with external bias. If the TIN pin voltage crosses below V<sub>TIN-</sub>, the VO will shut down to protect IGBT from over-heating if it is in the ON state.
- 2. The /OT status flag at the input IC will go low to notify the microcontroller of the over-temperature fault.
- 3. LED input is ignored after over-temperature fault is triggered for t<sub>OT(MUTE)</sub>.
- When t<sub>OT(MUTE)</sub> expires, the TIN pin voltage level must be higher than V<sub>TIN+</sub> and LED input must be kept low for t<sub>OT(RESET)</sub> duration before the over-temperature fault condition is cleared.
- 5. After over-temperature fault condition is cleared, the /OT flag will then return to high, and driver output starts to respond to LED input.

#### Figure 9: Circuit Behavior during an Over-Temperature Fault Event



# **Printed Circuit Board Layout**

Design of the printed circuit board (PCB) should follow good layout practices, such as keeping bypass capacitors close to the supply pins, the use of power and ground planes, etc. It is recommended that VCC2 and VEE2 are connected to their respective planes by vias right next to the pins. Figure 9 shows a good example of PCB layout arrangement in comparison with a bad one.

#### Figure 10: PCB Layout Examples



### **Regulatory Approval**

The ACFJ-3540T is approved by the following organizations.

UL	Approved under UL 1577, component recognition program up to $V_{ISO}$ = 5000 $V_{RMS}$ .
CSA	Approved under CSA Component Acceptance Notice #5, File CA 88324.
IEC/EN/DIN EN 60747-5-5	Approved under:IEC 60747-5-5EN 60747-5-5DIN EN 60747-5-5

# **IEC/EN/DIN EN60747-5-5 Insulation Characteristics**

Description	Symbol	Characteristic	Unit
Insulation Classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150 Vrms		I - IV	
for rated mains voltage ≤ 300 Vrms		I - IV	
for rated mains voltage ≤ 600 Vrms		I - IV	
for rated mains voltage ≤ 1000 Vrms		1 - 111	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1230	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b	V <sub>PR</sub>	2306	V <sub>PEAK</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with tm = 1s, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a	V <sub>PR</sub>	1968	V <sub>PEAK</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, tm = 10s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage tini = 60s)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety-limiting values – maximum values allowed in the event of a failure			
Case Temperature	T <sub>S</sub>	175	°C
Input Power	P <sub>S,INPUT</sub>	400	mW
Output Power	P <sub>S,OUTPUT</sub>	1200	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	> 10 <sup>9</sup>	Ohm

#### NOTE:

- 1. Isolation characteristics are guaranteed only within the safety maximum ratings that must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECCO0802.
- 2. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulation section IEC/EN/DIN EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.

### **Insulation and Safety-Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110)

# **Absolute Maximum Ratings**

Unless otherwise specified, all voltages at input IC reference to V<sub>EE1</sub>, all voltages at output IC reference to V<sub>EE2</sub>.

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Τ <sub>S</sub>	-55	150	°C	
Operating Temperature	T <sub>A</sub>	-40	125	°C	
IC Junction Temperature	TJ		150	°C	
Average LED Input Current	I <sub>F(AVG)</sub>	_	20	mA	
Peak Transient LED Input Current (< 1 µs pulse width, 300 pps)	I <sub>F(TRAN)</sub>	_	1	А	
Reverse Input Voltage (VCA-VAN)	V <sub>R</sub>	_	6	V	
Input Supply Voltage	V <sub>CC1</sub>	-0.5	6	V	
Primary Switch Voltage	V <sub>SW</sub>	—	36	V	
COMP Pin Voltage	V <sub>COMP</sub>	-0.5	6	V	
/UVLO Pin Voltage	V <sub>/UVLO</sub>	-0.5	6	V	
/FAULT Pin Voltage	V <sub>/FAULT</sub>	-0.5	6	V	
/OT Pin Voltage	V <sub>/OT</sub>	-0.5	6	V	
/UVLO Output Sinking Current	I <sub>/UVLO</sub>		5	mA	
/FAULT Output Sinking Current	I <sub>/FAULT</sub>	_	5	mA	
/OT Output Sinking Current	I <sub>/OT</sub>	—	5	mA	
Total Output Supply Voltage	V <sub>CC2</sub>	-0.5	30	V	
Positive Output Supply Voltage	$V_{CC2} - V_E$	-0.5	20	V	
Negative Output Supply Voltage	$V_{EE2} - V_E$	-15	+0.5	V	
Gate Driver Output Voltage, VO	Vo	-0.5	V <sub>CC2</sub> + 0.5	V	
Gate Driver Output Voltage, MSD	V <sub>MSD</sub>	-0.5	V <sub>CC2</sub> + 0.5	V	
Gate Driver Output Voltage, SSD	V <sub>SSD</sub>	-0.5	V <sub>CC2</sub> + 0.5	V	
Gate Driver Output Voltage, CLAMP	V <sub>CLAMP</sub>	-0.5	V <sub>CC2</sub> + 0.5	V	
Over-current Pin Voltage, OC	$V_{OC} - V_E$	-0.5	6	V	
Temperature Input Pin Voltage	$V_{TIN} - V_E$	-0.5	6	V	
Output IC Power Dissipation	Po		600	mW	а
Input IC Power Dissipation	PI	—	280	mW	b

a. Output IC power dissipation is derated linearly above 100°C from 600 mW to 300 mW at 125°C.

b. Input IC power dissipation is derated linearly above 100°C from 280 mW to 200 mW at 125°C.

# **Recommended Operating Conditions**

Unless otherwise specified, all voltages at input IC reference to V<sub>EE1</sub>, all voltages at output IC reference to V<sub>EE2</sub>.

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T <sub>A</sub>	-40	125	°C	
Input IC Supply Voltage	V <sub>CC1</sub>	4.7	5.5	V	а
Positive Output IC Supply Voltage	$V_{CC2} - V_E$	14.25	15.75	V	
Negative Output IC Supply Voltage	$V_{EE2} - V_E$	-10	0	V	b
Input LED Turn On Current	I <sub>F(ON)</sub>	10	16	mA	
Input LED Turn Off Voltage (V <sub>AN</sub> – V <sub>CA</sub> )	V <sub>F(OFF)</sub>	-5.5	0.8	V	
DC-DC Flyback Controller PWM Duty Cycle	D <sub>MAX</sub>	—	50	%	
Peak SW Current	I <sub>SW_PK</sub>		1.3	А	

a. Power-up sequence: Supply (V<sub>BAT+</sub>) to the DC-DC flyback transformer must be ready before V<sub>CC1</sub> power up.

b. This supply is optional. Required only when negative gate drive is implemented.

# **Electrical and Switching Specifications**

Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions; all voltages at input IC reference to  $V_{EE1}$ , all voltages at output IC reference to  $V_{EE2}$ . All typical values at  $T_A = 25^{\circ}$ C,  $V_{CC1} = 5$ V,  $V_{CC2} - V_E = 15$ V,  $V_E = 0$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
DC-DC Flyback Converter								
PWM Switching Frequency	f <sub>PWM</sub>	40	60	80	kHz			а
Maximum PWM Duty Cycle	D	50	55	60	%		11	
VCC1 Turn-on Threshold	V <sub>CC1_TH+</sub>	2.5	—	4.6	V			
VCC1 Turn-off Threshold	V <sub>CC1_TH-</sub>	—		4.1	V			
SW Turn-on Resistance	R <sub>ON_SW</sub>		0.7		Ω	I <sub>SW</sub> = 1.3A	12	
Regulated VCC2 Voltage	$V_{CC2} - V_E$	14.25	15	15.75	V	I <sub>COMP</sub> = 0A	13	
SW Over Current Protection Threshold	I <sub>SW_TH</sub>	—	2	—	A			
VCC2 Over Voltage Protection Threshold, Low to High	$V_{OV_{TH+}} - V_E$	17	19	21	V			
VCC2 Over Voltage Protection Threshold, High to Low	$V_{OV_{TH_{-}}} - V_{E}$	16	18	20	V			
IC Supply Current								
Input Supply Current	I <sub>CC1</sub>		4.7	8	mA		14	
Output High Supply Current	I <sub>CC2H</sub>	_	12.5	17.5	mA	I <sub>F</sub> = 10 mA, V <sub>E</sub> – V <sub>EE2</sub> = 0V	15	
Output Low Supply Current	I <sub>CC2L</sub>	_	12.5	17.5	mA	$I_{\rm F}$ = 0 mA, $V_{\rm E} - V_{\rm EE2}$ = 0V	15	
Output High VE Supply Current	I <sub>EH</sub>	—	-1.5	—	mA	I <sub>F</sub> = 10 mA	16	

#### Table 1: Electrical and Switching Specifications

### Table 1: Electrical and Switching Specifications (Continued)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Output Low VE Supply Current	I <sub>EL</sub>	_	-1.5		mA	I <sub>F</sub> = 0 mA	16	
Logic Input and Output								
LED Forward Voltage (VAN - VCA)	V <sub>F</sub>	1.25	1.55	1.85	V	I <sub>F</sub> = 10 mA	17	
LED Reverse Breakdown Voltage (VCA - VAN)	V <sub>BR</sub>	6	—	—	V	I <sub>F</sub> = -10 μA		
LED Input Capacitance	C <sub>IN</sub>	_	90		pF			
LED Turn On Current Threshold, Low to High	I <sub>TH+</sub>	—	3.2	6	mA	V <sub>O</sub> = 5V	18	
LED Turn On Current Threshold, High to Low	I <sub>TH-</sub>	—	2.9	5.7	mA	V <sub>O</sub> = 5V	18	
LED Turn On Current Hysteresis	I <sub>TH_HYS</sub>	_	0.3	—	mA			
/UVLO Logic Low Output Current	I <sub>/UVLO_L</sub>	4	—	_	mA	$V_{\rm /UVLO} = 0.4V$		
/UVLO Logic High Output Current	I <sub>/UVLO_H</sub>	_	—	1	μA	V <sub>/UVLO</sub> = 5V		
/FAULT Logic Low Output Current	I <sub>/FAULT_L</sub>	4	—	_	mA	V <sub>/FAULT</sub> = 0.4V		
/FAULT Logic High Output Current	I <sub>/FAULT_H</sub>	_	_	1	μA	V <sub>/FAULT</sub> = 5V		
/OT Logic Low Output Current	I <sub>/OT_L</sub>	4	—	_	mA	V <sub>/OT</sub> = 0.4V		
/OT Logic Low Output Current	I <sub>/OT_H</sub>	_	—	1	μA	V <sub>/OT</sub> = 5V		
Gate Driver		k		I				
High Level VO Voltage	V <sub>O_H</sub>	V <sub>CC2</sub> - 0.5	V <sub>CC2</sub> - 0.2	_	V	I <sub>O</sub> = –20 mA		b, c, d
Low Level VO Voltage	V <sub>O_L</sub>	_	0.2	0.5	V	I <sub>O</sub> = 50 mA		
Low Level MSD Voltage	V <sub>MSD_L</sub>	_	0.2	0.5	V	I <sub>MSD</sub> = 32 mA		
Low Level SSD Voltage	V <sub>SSD_L</sub>	_	0.2	0.5	V	I <sub>SSD</sub> = 18 mA		
High Level VO Current	I <sub>О_Н</sub>	_		-1	Α	$V_{O} = V_{CC2} - 5V$	19	е
Low Level VO Current	I <sub>O_L</sub>	2.5		_	Α	V <sub>O</sub> = 5V	20	е
Low Level MSD Current	I <sub>MSD L</sub>	1.6	_	_	Α	V <sub>MSD</sub> = 5V	21	е
Low Level SSD Current	I <sub>SSD L</sub>	0.9			Α	V <sub>SSD</sub> = 5V\	22	е
V <sub>IN</sub> to High Level VO Propagation Delay Time	t <sub>PLH</sub>	—	80	150	ns	Cload = 1 nF, f = 10 kHz, Duty cycle = 50%	23, 27	f
V <sub>IN</sub> to Low Level VO Propagation Delay Time	t <sub>PHL</sub>		80	150	ns	-	23, 27	g
Pulse Width Distortion	PWD	-70	0	70	ns	-		h, i
Dead Time Distortion (t <sub>PLH</sub> – t <sub>PHL</sub> )	DTD	-70	0	70	ns	-		j
VO 10% to 90% Rise Time	t <sub>R</sub>		15		ns	_		
VO 90% to 10% Fall Time	t <sub>E</sub>		11		ns	-		
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	30	> 50		kV/µs	T <sub>A</sub> = 25°C, I <sub>F</sub> = 10 mA, V <sub>CM</sub> = 1500V	28	k
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	30	> 50		kV/µs	T <sub>A</sub> = 25°, I <sub>F</sub> = 0 mA, V <sub>CM</sub> = 1500V	29	I

#### Table 1: Electrical and Switching Specifications (Continued)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Active Miller Clamp								
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>	_	2	_		V		
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	1.2	2.5	—	А	$V_{CLAMP} = V_{EE2} + 2.5V$		
V <sub>CC2</sub> UVLO Protection (UVLO Voltage V <sub>UVLO</sub> reference to V <sub>E</sub> )								
V <sub>CC2</sub> UVLO Threshold Low to High	$V_{UVLO+} - V_E$	11.4	12.5	13.6	V	V <sub>O</sub> > 5V		d, m
$V_{CC2}$ UVLO Threshold High to Low	$V_{UVLO-} - V_E$	10.2	11.3	12.4	V	V <sub>O</sub> < 5V		d, n
V <sub>CC2</sub> UVLO Hysteresis	V <sub>UVLO_HYS</sub>		1.2		V			
V <sub>CC2</sub> to /UVLO High Delay	t <sub>PLH_UVLO</sub>	—	20	_	μs			0
V <sub>CC2</sub> to /UVLO Low Delay	t <sub>PHL_UVLO</sub>	—	40	—	μs			р
V <sub>CC2</sub> UVLO to VO High Delay	t <sub>UVLO_ON</sub>	_	5.5	_	μs			q
V <sub>CC2</sub> UVLO to VO Low Delay	t <sub>UVLO_OFF</sub>		4.2		μs			r
Over-Current and Short-Circuit Pr	otection (referen	ce to V <sub>E</sub>	)	L	L			
Over-Current Sensing Threshold	$V_{OC} - V_E$	0.45	0.5	0.55	V		24	S
Short-Circuit Current Sensing Threshold	$V_{SC} - V_E$	0.67	0.715	0.76	V		25	t
V <sub>CC2</sub> during Short-Circuit Fault Condition	V <sub>CC2(FAULT)</sub>	—	14.85		V			
I <sub>CC2</sub> during Short-Circuit Fault Condition	I <sub>CC2(FAULT)</sub>	—	13.5		mA			
Over-Current Sense Blanking Time	t <sub>OC(BLANKING)</sub>	0.7	1	1.3	μs			u
Short-Circuit Sense to 90% VGATE Delay	t <sub>SC(90%)</sub>			0.5	μs			v
Short-Circuit Sense to /FAULT Low Signal Delay	t <sub>SC(/FAULT)</sub>		3.6		μs			w
Output Mute Time due to Short-Circuit Event	t <sub>SC(MUTE)</sub>		3.8		ms			x
Time Input Kept Low Before /FAULT Reset to High	t <sub>SC(RESET)</sub>		3.8	—	ms			У
Over-Temperature Protection (refe	erence to V <sub>E</sub> )							
Over-Temperature Threshold Low to High	$V_{TIN+} - V_E$	2.22	2.3	2.38	V		26	
Over-Temperature Threshold High to Low	$V_{TIN} - V_E$	2.05	2.1	2.15	V		26	
Over-Temperature Sense to /OT Low Delay	t <sub>OT(/OT)</sub>	—	0.6	1	ms			Z
Output Mute Time due to Over-Temperature	t <sub>OT(MUTE)</sub>	—	3.8	—	ms			аа
Time Input Kept Low Before /FAULT Reset to High	t <sub>OT(RESET)</sub>		3.8		ms			ab

a. PWM switching frequency of SW is dithered in a range of  $\pm 6\%$  typically over 3.3 ms.

b. For High Level Output Voltage testing,  $V_{O_H}$  is measured with a dc load current. When driving capacitive loads,  $V_{O_H}$  will approach  $V_{CC2}$  as  $I_{O_H}$  approaches zero.

- c. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
- d. Once V<sub>O</sub> of the ACFJ-3540T is allowed to go high ( $V_{CC2} V_E > V_{UVLO+}$ ), the OC (over current) detection feature of the ACFJ-3540T will be the primary source of IGBT protection.  $V_{CC2}$  must be greater than  $V_{UVLO+}$  threshold to ensure OC is functional. OC will remain functional until  $V_{CC2}$  is below  $V_{UVLO-}$  threshold. Thus, the OC detection and UVLO features of the ACFJ-3540T work in conjunction to ensure constant IGBT protection.
- e. Maximum pulse width = 1  $\mu$ s, maximum duty cycle = 1%.
- f.  $t_{PLH}$  is defined as propagation delay from 50% of LED input V<sub>F</sub> to 50% of High level output.
- g.  $t_{PHL}$  is defined as propagation delay from 50% of LED input V<sub>F</sub> to 50% of Low level output.
- h. Pulse Width Distortion (PWD) is defined as  $(t_{PHL} t_{PLH})$  of any given unit.
- i. As measured from V<sub>F</sub> to output (VO).
- j. Dead Time Distortion (DTD) is defined as (t<sub>PLH</sub> t<sub>PHL</sub>) between any two parts under the same test conditions.
- k. Common Mode Transient Immunity (CMTI) in the high state is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in the high state (that is, Output >13V). A 330-pF and a 10-kΩ pull-up resistor are needed in UVLO, OC, and OT faults detection mode.
- I. Common Mode Transient Immunity (CMTI) in the low state is the maximum tolerable  $dV_{CM}/d_t$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (that is, Output < 1.0 V). A 330-pF and a 10-k $\Omega$  pull-up resistor are needed in UVLO, OC, and OT faults detection mode.
- m. This is the "increasing" (that is, turn-on or "positive going" direction) of V<sub>CC2</sub> V<sub>E</sub>.
- n. This is the "decreasing" (that is, turn-off or "negative going" direction) of  $V_{CC2} V_E$ .
- o. The delay time when V<sub>CC2</sub> exceeded UVLO+ threshold to 50% of /UVLO positive going edge.
- p. The delay time when V<sub>CC2</sub> exceeded UVLO- threshold to 50% of /UVLO negative going edge.
- q. The delay time when V<sub>CC2</sub> exceeded UVLO+ threshold to 50% of VO positive going edge (that is, VO turn-on).
- r. The delay time when V<sub>CC2</sub> exceeded UVLO- threshold to 50% of VO negative going edge (that is, VO turn-off).
- s. See Description of Operation during Over-Current Condition for further details.
- t. See Description of Operation during Short-Circuit Condition for further details.
- u. The delay time for ACFJ-3540T to respond to an over current/ short circuit fault condition without any external blanking capacitor at OC pin.
- v. The amount of time from when SC threshold is exceeded to 90% of Output negative going edge as mentioned test conditions.
- w. The amount of time from when SC threshold is exceeded to 50% of /FAULT negative going edge.
- x. The amount of time when SC threshold is exceeded, driver output VO is mute to LED input.
- y. The amount of time when SC Mute time is expired, LED input must be kept Low for /FAULT status to return to High.
- z. The amount of time from when TIN- threshold is crossed to 50% of /OT negative going edge.
- aa. The amount of time when TIN- threshold is crossed, driver output is mute to LED input.
- ab. The amount of time when OT Mute time is expired, LED input must be kept Low for /OT status to return to High.

# **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000	_	_	V <sub>RMS</sub>	RH < 50%, t = 1 min., T <sub>A</sub> = 25°C	a, b, c
Resistance (Input – Output)	R <sub>I-O</sub>		10 <sup>14</sup>		Ω	V <sub>I-O</sub> = 500 Vdc	С
Capacitance (Input – Output)	C <sub>I-O</sub>		1.3		pF	f = 1 MHz	
Thermal Coefficient between LED and Input IC	A <sub>EI</sub>		28		°C/W		d
Thermal Coefficient between LED and Output IC	A <sub>EO</sub>	—	32	—	°C/W		d
Thermal Coefficient between Input IC and Output IC	A <sub>IO</sub>		29		°C/W		d
Thermal Coefficient between LED and Ambient	A <sub>EA</sub>	_	148	_	°C/W		d
Thermal Coefficient between Input IC and Ambient	A <sub>IA</sub>		76		°C/W		d
Thermal Coefficient between Output IC and Ambient	A <sub>OA</sub>	—	52	—	°C/W		d

a. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 VRMS for 1 second.

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table.

c. The device is considered as a two terminal device: pins 1 to 12 shorted together and pins 13 to 24 shorted together.

d. The measurement is done using a PCB board according to JESD51-7.

# **Thermal Calculation**

Application and environmental design for ACFJ-3540T must ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 150°C. The equations that follow are for the purposes of calculating the maximum power dissipation and corresponding effect on junction temperatures. This thermal calculation can only be used as a reference for thermal comparison between actual application board layout and PCB board according to JESD51-7.

LED Junction Temperature =  $A_{EA} \times P_E + A_{EI} \times P_I + A_{EO} \times P_O + T_A$ 

Input IC Junction Temperature =  $A_{EI} \times P_E + A_{IA} \times P_I + A_{IO} \times P_O + T_A$ 

Output IC Junction Temperature =  $A_{EO} \times P_E + A_{IO} \times P_I + A_{OA} \times P_O + T_A$ 

where:

PE: LED Power Dissipation

P<sub>I</sub>: Input IC Power Dissipation

P<sub>O</sub>: Output IC Power Dissipation

### Calculation of LED Power Dissipation, PE

LED Power Dissipation, P<sub>E</sub> = I<sub>F(LED)</sub> (Recommended Max) × V<sub>F(LED)</sub> (125°C) × Duty Cycle

Example:  $P_E = 16 \text{ mA} \times 1.25 \text{V} \times 50\%$  duty cycle = 10 mW

#### Calculation of Input IC Power Dissipation, PI

Input IC Power Dissipation,  $P_I = P_{I(Static)} + P_{I(SW)}$ 

P<sub>I(Static)</sub>: Static power dissipated by the input IC

P<sub>I(SW)</sub>: Power dissipated in the SW pin due to switching current of primary winding of transformer. It is calculated based on averaging switching current and turn-on resistance of SW.

where:

 $P_{I(Static)} = I_{CC1} (Max) \times V_{CC1} (Recommended Max)$ 

 $P_{I(SW)} = I_{sw(avg)}^{2} \times R_{on_{sw}}(125^{\circ}C) = (I_{SW_{PK}}/2 * D_{max})^{2} \times R_{on_{sw}}(125^{\circ}C)$ 

The highest input power dissipation is at minimum V<sub>BAT+</sub> where average current of SW pin is highest.

Example: Assuming maximum I<sub>SW PK</sub> = 1.3A at maximum duty cycle of 50%.

 $P_{I(Static)} = 8 \text{ mA} \times 5.5 \text{V} = 44 \text{ mW}$ 

 $P_{I(SW)} = (1.3A / 2 \times 50\%)^2 \times 1\Omega = 106 \text{ mW}$ 

 $P_I = P_{I(Static)} + P_{I(SW)} = 44 \text{ mW} + 106 \text{ mW} = 150 \text{ mW}$ 

#### Calculation of Output IC Power Dissipation, Po

Output IC Power Dissipation, P<sub>O</sub> = V<sub>CC2</sub> (Recommended Max) × I<sub>CC2</sub> (Max) + P<sub>HS</sub> + P<sub>LS</sub>

where:

P<sub>HS</sub>: High Side Switching Power Dissipation

P<sub>LS</sub>: Low Side Switching Power Dissipation

 $P_{HS} = (V_{CC2} \times Q_G \times f_{PWM}) \times R_{OH(MAX)} / (R_{OH(MAX)} + R_{GH}) / 2$ 

$$P_{LS} = (V_{CC2} \times Q_G \times f_{PWM}) \times R_{OL(MAX)} / (R_{OL(MAX)} + R_{GL}) / 2$$

where:

Q<sub>O</sub>: External Buffer Gate Charge (connector to VO) at Supply Voltage

f<sub>PWM</sub>: LED Switching Frequency

R<sub>OH(MAX)</sub>: Maximum High Side Output Impedance - VOH(MIN) / IOH(MIN)

R<sub>GH</sub>: Gate Charging Resistance

R<sub>OL(MAX)</sub>: Maximum Low Side Output Impedance - VOL(MIN) / IOL(MIN)

R<sub>GL</sub>: Gate Discharging Resistance

Example:

 $\begin{aligned} R_{OH(MAX)} &= V_{OH(MIN)} / I_{OH(MIN)} = 5V / 1A = 5\Omega \\ R_{OL(MAX)} &= V_{OL(MIN)} / I_{OL(MIN)} = 5V / 2.5A = 2\Omega \\ P_{HS} &= (15V * 100 \text{ nC} * 10 \text{ kHz}) * 5\Omega / (5\Omega + 10\Omega) / 2 = 2.5 \text{ mW} \\ P_{LS} &= (15V * 100 \text{ nC} * 10 \text{ kHz}) * 2\Omega / (2\Omega + 10\Omega) / 2 = 1.25 \text{ mW} \\ P_{O} &= 15V * 17.5 \text{ mA} + 2.5 \text{ mW} + 1.25 \text{ mW} = 266 \text{ mW} \end{aligned}$ 

#### **Calculation of Junction Temperature**

LED Junction Temperature =  $148^{\circ}$ C/W × 10 mW +  $28^{\circ}$ C/W × 150 mW +  $32^{\circ}$ C/W × 266 mW + T<sub>A</sub> =  $14.2^{\circ}$ C + T<sub>A</sub> Input IC Junction Temperature =  $28^{\circ}$ C/W × 10 mW +  $76^{\circ}$ C/W × 150 mW +  $29^{\circ}$ C/W × 266 mW + T<sub>A</sub> =  $19.4^{\circ}$ C + T<sub>A</sub> Output IC Junction Temperature =  $32^{\circ}$ C/W × 10 mW +  $29^{\circ}$ C/W × 150 mW +  $52^{\circ}$ C/W × 266 mW + T<sub>A</sub> =  $18.5^{\circ}$ C + T<sub>A</sub>

# **Typical Performance Plots**

### Figure 11: PWM Duty Cycle vs. V<sub>COMP</sub>



### Figure 13: I<sub>COMP</sub> vs. V<sub>CC2</sub>



### Figure 15: I<sub>CC2H</sub>/I<sub>CC2L</sub> vs. Temperature



Figure 12: R<sub>ON\_SW</sub> vs. Temperature







Figure 16: I<sub>EH</sub>/I<sub>EL</sub> vs. Temperature



### ACFJ-3540T Data Sheet

### Figure 17: I<sub>F</sub> vs. V<sub>F</sub>



#### Figure 19: V<sub>OH</sub> vs. I<sub>OH</sub>



### Figure 18: I<sub>TH+</sub>/I<sub>TH-</sub> vs. Temperature



Figure 20: V<sub>OL</sub> vs. I<sub>OL</sub>



Figure 21: V<sub>MSDL</sub> vs. I<sub>MSDL</sub>



Figure 22: V<sub>SSDL</sub> vs. I<sub>SSDL</sub>



### Figure 23: T<sub>PLH</sub>/T<sub>PHL</sub> vs. Temperature



#### Figure 25: V<sub>SC</sub> vs. Temperature







Figure 24: V<sub>OC</sub> vs. Temperature



Figure 26: V<sub>TIN+</sub>/ V<sub>TIN-</sub> vs. Temperature



#### Figure 28: CMR V<sub>O</sub> High Test Circuit



### Figure 29: CMR V<sub>O</sub> Low Test Circuit



Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, the A logo, and R<sup>2</sup>Coupler are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2018 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

