# 

# ACFJ-3531T

Automotive Gate Drive Optocoupler with Integrated Flyback DC-DC Controller, IGBT Desat Sensing, Active Miller Clamping, UVLO Feedback and Negative Bias

### Description

The Broadcom<sup>®</sup> Automotive Optocoupler Smart Gate Driver features integrated flyback controller for isolated DC-DC converter, IGBT desaturation sensing with soft-shutdown protection and fault feedback, under voltage lockout with feedback, and active Miller current clamping. The fast propagation delay with excellent timing skew performance enables excellent timing control and efficiency. This full feature optocoupler comes in a compact, surface-mountable SO-24 package with 0.8-mm pitch for space-savings, is suitable for HEV and EV applications.

Broadcom R<sup>2</sup>Coupler<sup>™</sup> isolation products provide reinforced insulation and reliability that deliver safe signal isolation critical in automotive and high-temperature industrial applications.

### **Functional Diagram**

### Figure 1: ACFJ-3531T Functional Diagram



### Features

- Qualified to AEC-Q100 Grade 1 Test Guidelines
- Automotive temperature range: –40°C to +125°C
- Integrated flyback controller for isolated DC-DC converter for power supply control and diagnostic
  - Regulated output supply voltage: 18.3V ± 5%
  - Programmable negative supply
  - Supply output over load protection
  - Supply output short circuit protection
  - External primary switch good for Load Dump test conditions and high power scaling
- Minimum peak output current: -1.5A/+1.5A
- Minimum Miller clamp sinking current: 2A
- Maximum propagation delay: 200 ns
- Integrated fail-safe IGBT protection
  - IGBT Desat over-current sensing, "Soft" IGBT turnoff and fault feedback
  - Under Voltage Lock-Out protection (UVLO) with feedback
- High noise immunity
  - Common Mode Rejection (CMR): 50 kV/µs at V<sub>CM</sub> = 1500V
  - Miller current clamping
  - Direct LED input with low input impedance and low noise sensitivity
  - Negative gate bias
- SO-24 package with 8-mm creepage and clearance
- Regulatory approvals:
  - UL1577, CAN/CSA
  - IEC 60747-5-5

### Applications

 $\operatorname{IGBT/SiC}$  MOSFET gate driver for traction inverter, charger, and HVAC

**CAUTION!** Take normal static precautions in the handling and assembly of this component to prevent damage, degradation, or both that might be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

# **Ordering Information**

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity	
ACFJ-3531T	-000E	SO-24	Х		Х	45 per tube	
	-500E		Х	Х	Х	850 per reel	

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACFJ-3531T-500E to order product of SO-24 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

# Package Outline Drawing

### Figure 2: Package Outline Drawing (24-Lead Surface Mount)



Note: Lead complanarity = 0.10mm (0.004 inches) Mold Flash on each side = 0.203mm (0.008 inches) Max. Customer should contact their PCB manufacturers for solder mask tolerances between & around signal pads.

# **Recommended PB-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

**NOTE:** Use non-halide flux.

# **Product Overview Description**

The ACFJ-3531T (shown in Figure 1) is a highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit. It features flyback controller for isolated DC-DC converter, a high-current gate driver, Miller current clamping, IGBT desaturation over-current protection, supply under voltage lock-out protection and feedback in a SO-24 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increased its noise immunity.

# Package Pin Out

Figure 3: ACFJ-3531T Pin Configuration

ACFJ-3531T							
	DNC 24						
2 ISEN	DNC 23						
3 PGD	LED2+(DNC) 22						
4 COMP	DNC 21						
5 VCC1	DESAT 20						
	VE 19						
	VCC2 18						
FAULT	VO 17						
DNC	SSD 16						
10 AN	MC 15						
11 CA	VEE2 14						
12 NC	VEE2 13						

# **Pin Description**

Pin Number	Pin Name	Description
1	VEE1	Input ground
2	ISEN	Current sense for flyback controller
3	PGD	Primary gate driver for external MOSFET
4	COMP	Compensation network for flyback controller
5	VCC1	Input power supply
6	DNC	Do not connect (internally connected to VEE1 lead frame)
7	/UVLO	Under-voltage feedback for VCC1; under-voltage lock out feedback for VCC2; over-voltage feedback for VCC2
8	/FAULT	Desaturation fault feedback
9	DNC	Do not connect (internally connected to input LED cathode lead frame)
10	AN	Input LED anode
11	CA	Input LED cathode
12	NC	No connection
13	VEE2	Output ground (connect decoupling capacitor to VCC2 and VEE2 planes through vias locally)
14	VEE2	Output ground (connect decoupling capacitor to VCC2 and VEE2 planes through vias locally)
15	MC	Miller current clamping output
16	SSD	Soft shutdown driver
17	VO	Output driver for IGBT/MOSFET gate
18	VCC2	Output power supply (connect decoupling capacitor to VCC2 and VEE2 planes through vias locally)
19	VE	IGBT emitter/MOSFET source reference
20	DESAT	Desaturation over-current sensing
21	DNC	Do not connect (internally connected to LED2+ lead frame)
22	LED2+(DNC)	Do not connect, for testing only
23	DNC	Do not connect (internally connected to VEE2 lead frame)
24	DNC	Do not connect (internally connected to VEE2 lead frame)

# Approvals

The ACFJ-3531T is approved by the following organizations.

UL	CAN/CSA	IEC/EN/DIN EN 60747-5-5
Approved under UL 1577, component recognition program up to $V_{ISO}$ = 5000 $V_{RMS}$	Approved under CAN/CSA-C22.2 No. 62368-1	Approved under: IEC 60747-5-5, EN 60747-5-5, DIN EN 60747-5-5

# **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Description	Symbol	Characteristic	Units
Insulation Classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150 Vrms		I - IV	
for rated mains voltage ≤ 300 Vrms		I - IV	
for rated mains voltage ≤ 600 Vrms		I - IV	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1230	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b	V <sub>PR</sub>	2306	V <sub>PEAK</sub>
$V_{IORM}$ × 1.875 = $V_{PR}$ , 100% Production Test with tm = 1s, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a	V <sub>PR</sub>	1968	V <sub>PEAK</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, tm = 10s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60s)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety-Limiting Values – maximum values allowed in the event of a failure			
Case Temperature	Τ <sub>S</sub>	175	°C
Input Current	I <sub>S,INPUT</sub>	400	mA
Output Power	P <sub>S,OUTPU</sub> T	1200	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	> 10 <sup>9</sup>	Ω

### NOTE:

- 1. Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECCO0802.
- Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulation section IEC/EN/DIN EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.

# Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions		
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from the input terminals to the output terminals, shortest distance through the air.		
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from the input terminals to the output terminals, shortest distance path along the body.		
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and the detector.		
Tracking Resistance (Comparative Tracking Index)	CTI	> 175	V	DIN IEC 112/VDE 0303 Part 1		
Isolation Group		Illa		Material Group (DIN VDE 0110)		

# **ESD** Ratings

Parameter	Classification	Note
Human Body Model	2	Per AEC Q100-002
Charge Device Model	C2a	Per AEC Q100-011

# **Absolute Maximum Ratings**

Unless otherwise specified, all voltages at input IC reference to V<sub>EE1</sub>, all voltages at output IC reference to V<sub>EE2</sub>.

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	Τ <sub>S</sub>	-55	150	°C	
Operating Temperature	T <sub>A</sub>	-40	125	°C	
IC Junction Temperature	TJ	_	150	°C	
Average LED Input Current	I <sub>F(AVG)</sub>		20	mA	
Peak Transient LED Input Current (< 1-µs pulse width, 300 pps)	I <sub>F(TRAN)</sub>		1	А	
LED Reverse Input Voltage (V <sub>R</sub> )	$V_{CA} - V_{AN}$	—	6	V	
ISEN Pin Voltage	V <sub>ISEN</sub>	-0.5	6	V	а
Primary Gate Driver Voltage	V <sub>PGD</sub>	-0.5	6	V	а
COMP Pin Voltage	V <sub>COMP</sub>	-0.5	6	V	а
Input Supply Voltage	V <sub>CC1</sub>	-0.5	6	V	а
/UVLO Pin Voltage	V <sub>/UVLO</sub>	-0.5	6	V	а
/FAULT Pin Voltage	V <sub>/FAULT</sub>	-0.5	6	V	а
/UVLO Output Sinking Current	I <sub>/UVLO</sub>	_	5	mA	
/FAULT Output Sinking Current	I/FAULT	—	5	mA	
Total Output Supply Voltage	V <sub>CC2</sub>	-0.5	30	V	b
Positive Output Supply Voltage	$V_{CC2} - V_E$	-0.5	24	V	
Negative Output Supply Voltage	$V_{EE2} - V_E$	–12	0.5	V	
DESAT Pin Voltage	$V_{DESAT} - V_{E}$	-0.5	V <sub>CC2</sub> + 0.5	V	
Gate Driver Output Voltage, VO	Vo	-0.5	V <sub>CC2</sub> + 0.5	V	b
Gate Driver Output Voltage, SSD	V <sub>SSD</sub>	-0.5	V <sub>CC2</sub> + 0.5	V	b
Gate Driver Output Voltage, MC	V <sub>MC</sub>	-0.5	V <sub>CC2</sub> + 0.5	V	b
Peak Output Current, VO	Ι <sub>Ο(ΡΕΑΚ)</sub>	_	2.5	А	С
Output IC Power Dissipation	P <sub>O</sub>	—	600	mW	d
Input IC Power Dissipation	Pl	—	150	mW	е

a. Reference to  $V_{\text{EE1}}$ .

b. Reference to V<sub>EE2</sub>.

c. Maximum pulse width=1 µs, maximum duty cycle=1%.

d. Output IC power dissipation is derated linearly above 105°C from 600 mW to 550 mW at 125°C for high effective thermal conductivity board. For low effective thermal conductivity board, output IC power dissipation is derated linearly above 105°C from 600 mW to 400 mW at 125°C. PCB thermal resistance characteristic has to be considered so as not to exceed absolute maximum rating. See Thermal Resistance Model for ACFJ-3531T for details.

 Input IC power dissipation is derated linearly above 105°C from 150 mW to 125 mW at 125°C for high effective thermal conductivity board. For low effective thermal conductivity board, input IC power dissipation is derated linearly above 105°C from 150 mW to 100 mW at 125°C. See Thermal Resistance Model for ACFJ-3531T for details.

# **Recommended Operating Conditions**

Unless otherwise specified, all voltages at input IC reference to V<sub>EE1</sub>, all voltages at output IC reference to V<sub>EE2</sub>.

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T <sub>A</sub>	-40	125	°C	
Input IC Supply Voltage	V <sub>CC1</sub>	4.5	5.5	V	а
Positive Output IC Supply Voltage	$V_{CC2} - V_E$	17.4	19.2	V	
Negative Output IC Supply Voltage	$V_{EE2} - V_E$	-6	0	V	b
Input LED Turn On Current	I <sub>F(ON)</sub>	10	16	mA	
Input LED Turn Off Voltage (V <sub>AN</sub> – V <sub>CA</sub> )	V <sub>F(OFF)</sub>	-5.5	0.8	V	
DC-DC Flyback Controller PWM Duty Cycle	D <sub>MAX</sub>	—	50	%	с

Power-up sequence: Battery supply (V<sub>BAT+</sub>) to the DC-DC flyback transformer must be ready before V<sub>CC1</sub> power up. When V<sub>CC1</sub> is powered up from 0V to V<sub>UVL01\_TH+</sub>, DC-DC soft start current will starts to charge the compensation network which is connected to COMP pin.
 Subsequently, V<sub>CC2</sub> supply will be regulated to 18.3V. See Soft Start Operation for details.

b. This supply is optional. It is required only when negative gate drive is implemented. Negative gate drive voltage can be programmed easily by connecting a Zener diode from V<sub>E</sub> to V<sub>EE2</sub>. Connect V<sub>E</sub> to V<sub>EE2</sub> if negative gate drive bias is not required.

c. See Operation of Integrated DC-DC Flyback Controller for details.

# **Electrical and Switching Specifications**

Unless otherwise specified, all minimum/maximum specifications are at recommended operating conditions; all voltages at input IC reference to  $V_{EE1}$ , all voltages at output IC reference to  $V_{EE2}$ . All typical values at  $T_A = 25^{\circ}$ C,  $V_{CC1} = 5$ V,  $V_{CC2} - V_E = 18.3$ V,  $V_E = V_{EE2} = 0$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
DC-DC Flyback Converter								
V <sub>CC1</sub> MOS Threshold	V <sub>CC1_MOS_TH</sub>	0.5	1.3	1.5	V	I <sub>/UVLO</sub> = 2 mA	29	
V <sub>CC1</sub> UVLO ON Threshold	V <sub>UVLO1_TH+</sub>	3.7	4.0	4.3	V		29	
V <sub>CC1</sub> UVLO Threshold Hysteresis	V <sub>UVLO1_HYS</sub>	0.08	0.3	0.5	V			
PWM Switching Frequency	f <sub>PWM</sub>	100	135	170	kHz			а
Primary Gate Drive Output High Level	V <sub>PGD_H</sub>	V <sub>CC1</sub> – 0.5	V <sub>CC1</sub> – 0.25	V <sub>CC1</sub> – 0.01	V	I <sub>PGD</sub> = -50 mA		
Primary Gate Drive Output Low Level	V <sub>PGD_L</sub>	0.01	0.2	0.4	V	I <sub>PGD</sub> = 50 mA		
Primary Gate Drive Rise Time	t <sub>r_PGD</sub>	10	22	40	ns	C <sub>PGD</sub> = 1 nF		
Primary Gate Drive Fall Time	t <sub>f_PGD</sub>	10	19	40	ns	C <sub>PGD</sub> = 1 nF		
Maximum PWM Duty Cycle	D <sub>MAX</sub>	55	62	69	%		7	b
I <sub>SEN</sub> Threshold	$V_{ISEN_{TH}} - V_{EE1}$	0.16	0.2	0.24	V			
Regulated V <sub>CC2</sub> Voltage	$V_{CC2} - V_E$	17.4	18.3	19.2	V	I <sub>COMP</sub> = 0A	8	

Automotive Gate Drive Optocoupler with Integrated Flyback DC-DC Controller, IGBT Desat Sensing, Active Miller Clamping, UVLO Feedback and Negative Bias

ACFJ-3531T Data Sheet

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
IC Supply Current								
Input Supply Current	I <sub>CC1</sub>	3	4.5	6.7	mA	V <sub>COMP</sub> = 2.3V	9	
Output High Supply Current	I <sub>CC2H</sub>	9	13	17	mA	$V_{CC2} - V_E = 19.2V$ $I_F = 10 \text{ mA},$ $V_E - V_{EE2} = 0V$	10	
Output Low Supply Current	I <sub>CC2L</sub>	8	12.5	16	mA	$V_{CC2} - V_E = 19.2V$ $I_F = 0 \text{ mA},$ $V_E - V_{EE2} = 0V$	10	
Output High V <sub>E</sub> Supply Current	I <sub>EH</sub>	-1	-1.6	-2.5	mA	$V_{CC2} - V_E = 19.2V$ $I_F = 10 \text{ mA},$ $V_E - V_{EE2} = 6V$	11	
Output Low V <sub>E</sub> Supply Current	I <sub>EL</sub>	-1	-1.6	-2.5	mA	$V_{CC2} - V_E = 19.2V$ $I_F = 0 \text{ mA},$ $V_E - V_{EE2} = 6V$	11	
Logic Input and Output								
LED Forward Voltage (V <sub>AN</sub> – V <sub>CA</sub> )	V <sub>F</sub>	1.25	1.55	1.85	V	I <sub>F</sub> = 10 mA	12	
LED Reverse Breakdown Voltage ( $V_{CA} - V_{AN}$ )	V <sub>BR</sub>	6	—	—	V	I <sub>F</sub> = -10 μA		
LED Input Capacitance	C <sub>IN</sub>	_	90		pF			
LED Turn On Current Threshold, Low to High	I <sub>TH+</sub>	_	3.1	7.5	mA	V <sub>O</sub> > 5V	13	
LED Turn On Current Threshold, High to Low	I <sub>TH-</sub>	0.3	2.4		mA	V <sub>O</sub> < 5V	13	
LED Turn On Current Hysteresis	I <sub>TH_HYS</sub>		0.6		mA			
/UVLO Logic Low Output Voltage	V <sub>/UVLO_L</sub>			0.4	V	I <sub>/UVLO</sub> = 3 mA		
/UVLO Logic High Output Current	I <sub>/UVLO_H</sub>	_	0.015	10	μA	V <sub>/UVLO</sub> = 5V		
/FAULT Logic Low Output Voltage	V <sub>/FAULT_L</sub>	_		0.4	V	I <sub>/FAULT</sub> = 3 mA		
/FAULT Logic High Output Current	I <sub>/FAULT_H</sub>		0.015	10	μA	V <sub>/FAULT</sub> = 5V		
Gate Driver								
High Level VO Voltage	V <sub>OH</sub>	V <sub>CC2</sub> - 0.25	V <sub>CC2</sub> – 0.05	V <sub>CC2</sub> - 0.01	V	I <sub>O</sub> = –50 mA	14	c, d, e
Low Level VO Voltage	V <sub>OL</sub>	0.01	0.05	0.25	V	I <sub>O</sub> = 50 mA	15	
Low Level SSD Voltage	V <sub>SSD_L</sub>	0.01	0.05	0.25	V	I <sub>SSD</sub> = 40 mA		
High Level VO Current	I <sub>OH</sub>	_		-1.5	А	$V_{O} = V_{CC2} - 5V$		f
Low Level VO Current	I <sub>OL</sub>	1.5	_		А	V <sub>O</sub> = 5V		f
Low Level SSD Current	I <sub>SSD_L</sub>	2			А	V <sub>SSD</sub> = 7V	16	f
V <sub>IN</sub> to High Level VO Propagation Delay Time	t <sub>PLH</sub>	_	110	200	ns	V <sub>Source</sub> = 5V, RLED = 260Ω,	17, 22	g
$V_{IN}$ to Low Level VO Propagation Delay Time	t <sub>PHL</sub>	_	128	200	ns	$Rg = 10\Omega$ , Cload = 1 pE	17, 22	h
Pulse Width Distortion	PWD	-50	18	100	ns	f = 10  kHz,		i, j
Dead Time Distortion (t <sub>PLH</sub> – t <sub>PHL</sub> )	DTD	-100	-18	50	ns	Duty cycle = 50%		k
VO 10% to 90% Rise Time	t <sub>R</sub>	_	15	_	ns		22	
VO 90% to 10% Fall Time	t <sub>F</sub>	—	15		ns		22	

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	50			kV/µs	T <sub>A</sub> = 25°C, I <sub>F</sub> = 10 mA, V <sub>CM</sub> = 1500V	23	I
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	50			kV/µs	T <sub>A</sub> = 25°C, I <sub>F</sub> = 0 mA, V <sub>CM</sub> = 1500V	24	m
Active Miller Clamp								
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>	1.5	2	2.5				
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	2	3.5	—	A	V <sub>CLAMP</sub> = V <sub>EE2</sub> + 3.5V	18	
VCC2 UVLO Protection (UVLO Voltage V <sub>UV</sub>	VLO reference to V	V <sub>E</sub> )						
V <sub>CC2</sub> UVLO Threshold Low to High	V <sub>UVLO2_TH+</sub>	13.6	14.6	15.6	V	V <sub>O</sub> > 5V		e, n
V <sub>CC2</sub> UVLO Threshold High to Low	V <sub>UVLO2_TH-</sub>	12.6	13.4	14.6	V	V <sub>O</sub> < 5V		e, o
V <sub>CC2</sub> UVLO Hysteresis	V <sub>UVLO2_HYS</sub>	0.8	1.2	1.4	V			
V <sub>CC2</sub> to /UVLO High Delay	t <sub>PLH_UVLO2</sub>		15	35	μs			р
V <sub>CC2</sub> to /UVLO Low Delay	t <sub>PHL_UVLO2</sub>		38	100	μs			q
V <sub>CC2</sub> UVLO to VO High Delay	t <sub>UVLO2_ON</sub>		2.8	6	μs			r
V <sub>CC2</sub> UVLO to VO Low Delay	t <sub>UVLO2_OFF</sub>		1.9	6	μs			s
V <sub>CC2</sub> Over-Voltage Protection (OV Voltage	V <sub>OV</sub> reference to	V <sub>E</sub> )						
V <sub>CC2</sub> Over Voltage Protection Threshold, Low to High Reference to V <sub>E</sub>	V <sub>OV2_TH+</sub> –V <sub>E</sub>	21	22.3	23.3	V			
V <sub>CC2</sub> Over Voltage Protection Threshold, High to Low Reference to V <sub>E</sub>	V <sub>OV2_TH-</sub> –V <sub>E</sub>	20	21.3	22.3	V			
$V_{CC2}$ Over Voltage to /ULVO Flag High Delay	t <sub>PLH_OV2</sub>		8	20	μs			t
$V_{CC2}$ Over Voltage to /ULVO Flag Low Delay	t <sub>PHL_OV2</sub>		14	35	μs			u
Short Circuit Protection (reference to $V_E$ )								
Desat Sensing Threshold	$V_{DESAT_{TH}} - V_{E}$	8.55	9.1	9.45	V		19	v
Desat Charging Current	I <sub>CHG</sub>	0.925	1.0	1.075	mA	$V_{\text{DESAT}} - V_{\text{E}} = 2V$	20	
Desat Discharging Current	I <sub>DSCHG</sub>	19	60	—		$V_{\text{DESAT}} - V_{\text{E}} = 2V$	21	
VCC2 during Short Circuit Fault Condition	V <sub>CC2(FAULT)</sub>		18.3		V			
ICC2 during Short Circuit Fault Condition	I <sub>CC2(FAULT)</sub>	_	14	—	mA			
Desat Blanking Time	t <sub>DESAT(BLANKING)</sub>	0.1	0.3	0.5	μs			w
Desat Sense to 90% V <sub>GATE</sub> Delay	t <sub>DESAT(90%)</sub>	0.05	0.10	0.20	μs	Rg = 15Ω,		x
Desat Sense to $V_{GATE}$ = ( $V_{EE2}$ + 2V) Delay	t <sub>DESAT(2V)</sub>	0.1	0.17	0.3	μs	Cload = 1 hF		У
Desat Sense to /FAULT Low Signal Delay	t <sub>DESAT(/FAULT)</sub>	2.1	4.2	8	μs			Z
Output Mute Time Due to Desaturation Sense	t <sub>DESAT</sub> (MUTE)	1.6	3	6	ms			aa
Time Input Kept Low Before /FAULT Reset to High	t <sub>DESAT(RESET)</sub>	1.6	3	6	ms			ab

a. PWM switching frequency of PGD is dithered in a range of ± 6% typically over 3.3 ms.

- b. Maximum PWM duty cycle, D<sub>MAX</sub> is the hard limit set by IC for protection purpose. For discontinuous mode (DCM) operation, the maximum duty cycle for transformer design should be limited to 50% under system full load conditions.
- c. For High Level Output Voltage testing,  $V_{O_H}$  is measured with a dc load current. When driving capacitive loads,  $V_{O_H}$  will approach  $V_{CC2}$  as  $I_{O_H}$  approaches zero.
- d. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
- e. After V<sub>O</sub> of the ACFJ-3531T is allowed to go high (V<sub>CC2</sub> V<sub>E</sub> > V<sub>UVLO2\_TH+</sub>), the DESAT detection feature of the ACFJ-3531T will be the primary source of IGBT protection. V<sub>CC2</sub> must be greater than V<sub>UVLO2\_TH+</sub> threshold to ensure Desat is functional. Desat detection feature will remain functional until V<sub>CC2</sub> is below V<sub>UVLO2\_TH+</sub> threshold. Thus, the Desat detection and UVLO features of the ACFJ-3531T work in conjunction to ensure constant IGBT protection.
- f. Maximum pulse width = 1 µs, maximum duty cycle = 1%.
- g. t<sub>PLH</sub> is defined as propagation delay from 50% of input source voltage, V<sub>Source</sub> to 50% of High level output.
- h. t<sub>PHL</sub> is defined as propagation delay from 50% of input source voltage, V<sub>Source</sub> to 50% of Low level output.
- i. Pulse Width Distortion (PWD) is defined as  $(t_{PHL} t_{PLH})$  of any given unit.
- j. As measured from I<sub>F</sub> to output (V<sub>O</sub>).
- k. Dead Time Distortion (DTD) is defined as  $(t_{PLH} t_{PHL})$  between any two parts under the same test conditions.
- I. Common Mode Transient Immunity (CMTI) in the high state is the maximum tolerable  $dV_{CM}/d_t$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (that is, Output > 15V). A 330 pF and a 10-k $\Omega$  pull-up resistor are needed in UVLO and Desat faults detection mode.
- m. Common Mode Transient Immunity (CMTI) in the low state is the maximum tolerable dV<sub>CM</sub>/d<sub>t</sub> of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a low state (that is, Output < 1.0V). A 330 pF and a 10-kΩ pull-up resistor are needed in UVLO and Desat faults detection mode.</p>
- n. This is the "increasing" (that is, turn-on or "positive going" direction) of  $V_{CC2} V_E$ .
- o. This is the "decreasing" (that is, turn-off or "negative going" direction) of  $V_{CC2} V_E$ .
- p. The delay time when  $V_{CC2}$  exceeded  $V_{UVLO2 TH+}$  to 50% of /UVLO positive going edge.
- q. The delay time when V<sub>CC2</sub> exceeded V<sub>UVLO2 TH-</sub> threshold to 50% of /UVLO negative going edge.
- r. The delay time when V<sub>CC2</sub> exceeded V<sub>UVLO2</sub> TH+ to 50% of VO positive going edge (that is, VO turn-on).
- s. The delay time when V<sub>CC2</sub> exceeded V<sub>UVLO2</sub> TH- threshold to 50% of VO negative going edge (that is, VO turn-off).
- t. The delay time when V<sub>CC2</sub> exceeded V<sub>OV2 TH-</sub> to 50% of /UVLO positive going edge.
- u. The delay time when V<sub>CC2</sub> exceeded V<sub>OV2 TH+</sub> to 50% of /UVLO negative going edge.
- v. See During IGBT Short Circuit Event for further details.
- w. The delay time for ACFJ-3531T to respond to an over-current/short circuit fault condition without any external blanking capacitor at the DESAT pin.
- x. The amount of time from when Desat threshold is exceeded to 90% of V<sub>GATE</sub> negative going edge as mentioned test conditions.
- y. The amount of time from when Desat threshold is exceeded to (V<sub>EE2</sub> + 2V) of V<sub>GATE</sub> negative going edge as mentioned test conditions.
- z. The amount of time from when Desat threshold is exceeded to 50% of /FAULT negative going edge.
- aa. The amount of time when Desat threshold is exceeded, driver output VO is mute to LED input.
- ab. The amount of time when Desat Mute time is expired, LED input must be kept Low for /FAULT status to return to High.

# **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000	_	_	V <sub>RMS</sub>	RH < 50%, t = 1 minute, T <sub>A</sub> = 25°C	a, b, c
Resistance (Input – Output)	R <sub>I-O</sub>	—	10 <sup>14</sup>	_	Ω	V <sub>I-O</sub> = 500 Vdc	С
Capacitance (Input – Output)	C <sub>I-O</sub>		1.3	—	pF	f = 1 MHz	

a. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 VRMS for 1 second.

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table.

c. The device is considered as a two-terminal device: pins 1 to 12 are shorted together and pins 13 to 24 are shorted together.

# **Thermal Resistance Model for ACFJ-3531T**

The diagram for measurement is shown in Figure 4. This is a multi-chip package with four heat sources, the effect of heating of one die due to the adjacent dice are considered by applying the theory of linear superposition. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated, and all the dice temperatures are recorded and so on until the fourth die is heated. With the known ambient temperature, the die junction temperature and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 4 by 4 matrix for this case of four heat sources.





R <sub>11</sub>	R <sub>12</sub>	R <sub>13</sub>	R <sub>14</sub>		P <sub>1</sub>		$\Delta T_1$
$R_{21}$	$R_{22}$	$R_{23}$	$R_{24}$		$P_2$		$\Delta T_2$
$R_{31}$	$R_{32}$	$R_{33}$	$R_{34}$	•	$P_3$	=	$\Delta T_3$
$R_{41}$	$R_{42}$	$R_{43}$	$R_{44}$		$P_4$		$\Delta T_4$

### Definitions

- R<sub>11</sub>: Thermal Resistance of Die1 due to heating of Die1 (°C/W)
- R<sub>12</sub>: Thermal Resistance of Die1 due to heating of Die2 (°C/W)
- R<sub>13</sub>: Thermal Resistance of Die1 due to heating of Die3 (°C/W)
- R<sub>14</sub>: Thermal Resistance of Die1 due to heating of Die4 (°C/W)
- R21: Thermal Resistance of Die2 due to heating of Die1 (°C/W)
- R<sub>22</sub>: Thermal Resistance of Die2 due to heating of Die2 (°C/W)
- R<sub>23</sub>: Thermal Resistance of Die2 due to heating of Die3 (°C/W)
- R24: Thermal Resistance of Die2 due to heating of Die4 (°C/W)
- $R_{31}$ : Thermal Resistance of Die3 due to heating of Die1 (°C/W)
- R<sub>32</sub>: Thermal Resistance of Die3 due to heating of Die2 (°C/W)

- R<sub>33</sub>: Thermal Resistance of Die3 due to heating of Die3 (°C/W) R<sub>34</sub>: Thermal Resistance of Die3 due to heating of Die4 (°C/W) R<sub>41</sub>: Thermal Resistance of Die4 due to heating of Die1 (°C/W) R<sub>42</sub>: Thermal Resistance of Die4 due to heating of Die2 (°C/W) R<sub>43</sub>: Thermal Resistance of Die4 due to heating of Die3 (°C/W) R<sub>44</sub>: Thermal Resistance of Die4 due to heating of Die4 (°C/W) P<sub>1</sub>: Power dissipation of Die1 (W) P<sub>2</sub>: Power dissipation of Die2 (W) P<sub>3</sub>: Power dissipation of Die3 (W) P<sub>4</sub>: Power dissipation of Die4 (W) T<sub>1</sub>: Junction temperature of Die1 due to heat from all dice (°C) T<sub>2</sub>: Junction temperature of Die2 due to heat from all dice (°C) T<sub>3</sub>: Junction temperature of Die3 due to heat from all dice (°C)  $T_4$ : Junction temperature of Die4 due to heat from all dice (°C) T<sub>a</sub>: Ambient temperature (°C)  $\Delta T_1$ : Temperature difference between Die1 junction and ambient (°C) △T<sub>2</sub>: Temperature deference between Die2 junction and ambient (°C)  $\Delta T_3$ : Temperature difference between Die3 junction and ambient (°C)  $\Delta T_4$ : Temperature deference between Die4 junction and ambient (°C)  $T_1 = (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4) + Ta$  ------(1)
- $T_{2} = (R_{21} \times P_{1} + R_{22} \times P_{2} + R_{23} \times P_{3} + R_{24} \times P_{4}) + Ta (2)$   $T_{3} = (R_{31} \times P_{1} + R_{32} \times P_{2} + R_{33} \times P_{3} + R_{34} \times P_{4}) + Ta (3)$   $T_{4} = (R_{41} \times P_{1} + R_{42} \times P_{2} + R_{43} \times P_{3} + R_{44} \times P_{4}) + Ta (4)$

Measurement is done on both low effective thermal conductivity test board (according to JESD51-3) and on high effective thermal conductivity test board (according to JESD51-7).

Test Board Type	Test Board Conditions	Thermal Resistance	Power Dissipation Derating Chart		
Low effective thermal conductivity board	<ul> <li>Single layer board for signal.</li> <li>Outer layer copper thickness: 2 oz.</li> <li>Board size: 76.2 mm × 76.2 mm.</li> </ul>	$\begin{array}{c} {\sf R}_{11}: 59.5^\circ{\sf C/W} \\ {\sf R}_{12}: 44.1^\circ{\sf C/W} \\ {\sf R}_{13}: 29.6^\circ{\sf C/W} \\ {\sf R}_{14}: 49.3^\circ{\sf C/W} \\ {\sf R}_{21}: 31.1^\circ{\sf C/W} \\ {\sf R}_{22}: 153.5^\circ{\sf C/W} \\ {\sf R}_{23}: 33.2^\circ{\sf C/W} \\ {\sf R}_{24}: 46.4^\circ{\sf C/W} \\ {\sf R}_{31}: 30.3^\circ{\sf C/W} \\ {\sf R}_{32}: 50.9^\circ{\sf C/W} \\ {\sf R}_{33}: 50.4^\circ{\sf C/W} \\ {\sf R}_{34}: 62.9^\circ{\sf C/W} \\ {\sf R}_{41}: 33.2^\circ{\sf C/W} \\ {\sf R}_{42}: 47^\circ{\sf C/W} \end{array}$	Figure 5: Power Dissipation Derating Chart Using Low Effective Thermal Conductivity Board		
l link offerslive		R <sub>43</sub> : 42°C/W R <sub>44</sub> : 118.6°C/W	<ul> <li>NOTE:</li> <li>Input IC power dissipation is derated linearly above 105°C from 150mW to 100mW at 125°C.</li> <li>Output IC power dissipation is derated linearly above 105°C from 600mW to 400mW at 125°C.</li> </ul>		
High effective thermal conductivity board	<ul> <li>Four-layer board that embodies two signal layers, a power plane, and a ground plane.</li> <li>Outer layer copper thickness: 2 oz.</li> <li>Inner layers copper thickness: 1 oz.</li> <li>Board size: 76.2 mm × 76.2 mm.</li> </ul>	R <sub>11</sub> : 37°C/W R <sub>12</sub> : 18.8°C/W R <sub>13</sub> : 12.4°C/W R <sub>14</sub> : 22.9°C/W R <sub>21</sub> : 15.5°C/W R <sub>22</sub> : 129.2°C/W R <sub>23</sub> : 16.1°C/W R <sub>24</sub> : 21.5°C/W R <sub>31</sub> : 14.6°C/W R <sub>32</sub> : 23.9°C/W R <sub>33</sub> : 28.6°C/W R <sub>34</sub> : 31.8°C/W R <sub>41</sub> : 18.4°C/W R <sub>42</sub> : 22.8°C/W R <sub>43</sub> : 22.8°C/W R <sub>44</sub> : 90.5°C/W	Figure 6: Power Dissipation Derating Chart Using High Effective Thermal Conductivity Board          700      Pil, Input IC         900      Pil, Input IC         900		

ACFJ-3531T Data Sheet

Application and environmental design for ACFJ-3531T needs to ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 150°C. The following examples are based on typical circuit shown in Figure 25 for estimation of maximum power dissipation and corresponding effect on junction temperatures. This thermal calculation can only be used as a reference for thermal comparison between actual application board layout and PCB board according to JESD51-7. The actual power dissipation achievable will depend on the application environment (PCB layout, air flow, part placement, and so on).

### Calculation of Input IC Power Dissipation, P1

Input IC Power Dissipation (P<sub>1</sub>) =  $P_{I(Static)} + P_{IH(PGD)} + P_{IL(PGD)}$ 

where:

$$\begin{split} & \mathsf{P}_{\mathsf{I}(\mathsf{Static})} - \mathsf{Static} \text{ power dissipated by the input IC} = \mathsf{V}_{\mathsf{CC1}(\mathsf{MAX})} \times \mathsf{I}_{\mathsf{CC1}(\mathsf{MAX})} \\ & \mathsf{P}_{\mathsf{IH}(\mathsf{PGD})} - \mathsf{High side switching power dissipation at PGD pin} \\ & = (\mathsf{V}_{\mathsf{CC1}(\mathsf{MAX})} \times \mathsf{Q}_{\mathsf{G}_{\mathsf{Ext}\mathsf{MOS}}} \times \mathsf{f}_{\mathsf{PWM}_\mathsf{DCDC}}) \times \mathsf{R}_{\mathsf{OH}_\mathsf{PGD}(\mathsf{MAX})} / (\mathsf{R}_{\mathsf{OH}_\mathsf{PGD}(\mathsf{MAX})} + \mathsf{R}_{\mathsf{G}_\mathsf{PGD}}) / 2 \\ & \mathsf{PIL}(\mathsf{PGD}) - \mathsf{Low side switching power dissipated at PGD pin} \\ & = (\mathsf{V}_{\mathsf{CC1}(\mathsf{MAX})} \times \mathsf{Q}_{\mathsf{G}_{\mathsf{Ext}\mathsf{MOS}}} \times \mathsf{f}_{\mathsf{PWM}_\mathsf{DCDC}}) \times \mathsf{R}_{\mathsf{OL}_\mathsf{PGD}(\mathsf{MAX})} / (\mathsf{R}_{\mathsf{OL}_\mathsf{PGD}(\mathsf{MAX})} + \mathsf{R}_{\mathsf{G}_\mathsf{PGD}}) / 2 \\ & \mathsf{Q}_{\mathsf{G}_{\mathsf{Ext}\mathsf{MOS}}} - \mathsf{Gate charge of external MOSFET connected to PGD pin at supply voltage} \\ & \mathsf{f}_{\mathsf{PWM}_\mathsf{DCDC}} - \mathsf{DC}\text{-}\mathsf{DC}\text{-}\mathsf{DC}\text{-}\mathsf{switching frequency} \\ & \mathsf{R}_{\mathsf{OH}_\mathsf{PGD}(\mathsf{MAX})} - \mathsf{Maximum high side PGD pin output impedance} = 0.5\mathsf{V} / 50 \text{ mA} = 10\Omega \\ & \mathsf{R}_{\mathsf{OL}_\mathsf{PGD}(\mathsf{MAX})} - \mathsf{Maximum low side PGD pin output impedance} = 0.4\mathsf{V} / 50 \text{ mA} = 8\Omega \\ & \mathsf{R}_{\mathsf{G}_\mathsf{PGD}} - \mathsf{Gate} \text{ resistance connected to PGD pin} \end{split}$$

Example:

$$\begin{split} \mathsf{P}_{\mathsf{I}(\mathsf{Static})} &= 5.5\mathsf{V} \times 6.7 \; \mathsf{mA} = 36.85 \; \mathsf{mW} \\ \mathsf{P}_{\mathsf{IH}(\mathsf{PGD})} &= (5.5\mathsf{V} \times 5 \; \mathsf{nC} \times 160 \; \mathsf{kHz}) \times 10\Omega \; / \; (10\Omega + 20\Omega) \; / \; 2 = 0.73 \; \mathsf{mW} \\ \mathsf{P}_{\mathsf{IL}(\mathsf{PGD})} &= (5.5\mathsf{V} \times 5 \; \mathsf{nC} \times 160 \; \mathsf{kHz}) \times 8\Omega \; / (8\Omega + 20\Omega) \; / \; 2 = 0.63 \mathsf{mW} \\ \mathsf{P}_{\mathsf{1}} &= 36.85 \; \mathsf{mW} + 0.73 \; \mathsf{mW} + 0.63 \; \mathsf{mW} = 38.21 \; \mathsf{mW} \end{split}$$

### Calculation of Input LED Power Dissipation, P2

Input LED Power Dissipation (P<sub>2</sub>) =  $I_{F(LED)}$  (Recommended Max) ×  $V_{F(LED)}$  (at 125°C) × Duty Cycle

Example:

 $P_2 = 16 \text{ mA} \times 1.25 \text{V} \times 50\% = 10 \text{ mW}$ 

### Calculation of Output IC Power Dissipation, P<sub>3</sub>

Output IC Power Dissipation ( $P_3$ ) =  $P_{O(Static)} + P_{OH} + P_{OL}$ 

where:

 $\begin{array}{l} \mathsf{P}_{\mathsf{O}(\mathsf{Static})} - \mathsf{Static} \text{ power dissipated by the output }\mathsf{IC} = (\mathsf{V}_{\mathsf{CC2}} - \mathsf{V}_{\mathsf{EE2}}) \times \mathsf{I}_{\mathsf{CC2}(\mathsf{MAX})} \\ (\mathsf{V}_{\mathsf{CC2}} - \mathsf{V}_{\mathsf{EE2}}) - \mathsf{Total} \text{ output power supply} = \mathsf{Regulated }\mathsf{V}_{\mathsf{CC2}(\mathsf{MAX})} + \mathsf{Vz} \ (\mathit{Vz} \ \mathit{can be 0V} \ \mathit{if negative supply is not used}) \\ \mathsf{P}_{\mathsf{OH}} - \mathsf{High side switching power dissipation at }\mathsf{V}_{\mathsf{O}} \ \mathsf{pin} \\ &= (\mathsf{V}_{\mathsf{CC2}} - \mathsf{V}_{\mathsf{EE2}}) \times \mathsf{Q}_{\mathsf{G}} \times \mathsf{f}_{\mathsf{PWM}} \times \mathsf{R}_{\mathsf{OH}(\mathsf{MAX})} / (\mathsf{R}_{\mathsf{OH}(\mathsf{MAX})} + \mathsf{R}_{\mathsf{GH}}) / 2 \\ \mathsf{P}_{\mathsf{OL}} - \mathsf{Low side switching power dissipation at }\mathsf{VO} \ \mathsf{pin} \\ &= (\mathsf{V}_{\mathsf{CC2}} - \mathsf{V}_{\mathsf{EE2}}) \times \mathsf{Q}_{\mathsf{G}} \times \mathsf{f}_{\mathsf{PWM}} \times \mathsf{R}_{\mathsf{OL}(\mathsf{MAX})} / (\mathsf{R}_{\mathsf{OL}(\mathsf{MAX})} + \mathsf{R}_{\mathsf{GL}}) / 2 \\ \mathsf{Q}_{\mathsf{G}} - \mathsf{External buffer gate charge at supply voltage} \\ \mathsf{f}_{\mathsf{PWM}} - \mathsf{Input LED switching frequency} \\ \mathsf{R}_{\mathsf{OH}(\mathsf{MAX})} - \mathsf{Maximum high side }\mathsf{V}_{\mathsf{O}} \ \mathsf{pin output impedance at }\mathsf{I}_{\mathsf{OH}(\mathsf{MIN})} = 3.33\Omega \\ \mathsf{R}_{\mathsf{GH}} - \mathsf{Gate charging resistance} \\ \mathsf{R}_{\mathsf{OL}(\mathsf{MAX})} - \mathsf{Maximum low side }\mathsf{V}_{\mathsf{O}} \ \mathsf{pin output impedance }\mathsf{I}_{\mathsf{OL}(\mathsf{MIN})} = 3.33\Omega \\ \mathsf{R}_{\mathsf{GL}} - \mathsf{Gate discharging resistance} \end{aligned}$ 

 $(V_{CC2} - V_{EE2}) = 19.2V + 3.1V = 22.3V \\ P_{O(Static)} = 22.3V \times 17 \text{ mA} = 379.1 \text{ mW} \\ P_{OH} = (22.3V \times 200 \text{ nC} \times 10 \text{ kHz}) \times 3.33\Omega / (3.33\Omega + 10\Omega) / 2 = 5.57 \text{ mW} \\ P_{OL} = (22.3V \times 200 \text{ nC} \times 10 \text{ kHz}) \times 3.33\Omega / (3.33\Omega + 10\Omega) / 2 = 5.57 \text{ mW} \\ P_{3} = 379.1 \text{ mW} + 5.57 \text{ mW} + 5.57 \text{ mW} = 390.24 \text{ mW}$ 

### Calculation of LED2 Power Dissipation, P<sub>4</sub>

LED2 Power Dissipation (P<sub>4</sub>) = I<sub>F(LED2)</sub> (Design Max) × V<sub>F(LED2)</sub> (at 125°C) × Duty Cycle

Example:

P<sub>4</sub> = 16 mA × 1.25V × 50% = 10 mW

### Calculation of Junction Temperature using High Effective Thermal Conductivity Board:

Input IC Junction Temperature =  $(37^{\circ}C/W \times P_1 + 18.8^{\circ}C/W \times P_2 + 12.4^{\circ}C/W \times P_3 + 22.9^{\circ}C/W \times P_4) + T_a$ Input LED Junction Temperature =  $(15.5^{\circ}C/W \times P_1 + 129.2^{\circ}C/W \times P_2 + 16.1^{\circ}C/W \times P_3 + 21.5^{\circ}C/W \times P_4) + T_a$ Output IC Junction Temperature =  $(14.6^{\circ}C/W \times P_1 + 23.9^{\circ}C/W \times P_2 + 28.6^{\circ}C/W \times P_3 + 31.8^{\circ}C/W \times P_4) + T_a$ LED2 Junction Temperature =  $(18.4^{\circ}C/W \times P_1 + 22.8^{\circ}C/W \times P_2 + 22.8^{\circ}C/W \times P_3 + 90.5^{\circ}C/W \times P_4) + T_a$ 

Junction temperatures of the internal ICs and LEDs must not exceed 150°C.

# **Typical Performance Plots**

### Figure 7: PWM Duty Cycle vs. V<sub>COMP</sub>



#### Figure 9: I<sub>CC1</sub> vs. Temperature



#### Figure 11: I<sub>E</sub> vs. Temperature



Figure 8: I<sub>COMP</sub> vs. Supply Voltage











#### Figure 13: I<sub>TH</sub> vs. Temperature



#### Figure 15: V<sub>OL</sub> vs. I<sub>OL</sub>



#### Figure 17: T<sub>P</sub> vs. Temperature



### Figure 14: V<sub>OH</sub> vs. I<sub>OH</sub>



Figure 16: I<sub>SSD</sub> vs. V<sub>SSD</sub>



Figure 18: I<sub>CLAMP</sub> vs. V<sub>CLAMP</sub>



#### Figure 19: V<sub>DESAT</sub> vs. Temperature





Figure 20: I<sub>CHG</sub> vs. Temperature

Figure 21: I<sub>DCHG</sub> vs. Temperature



Figure 22: Propagation Delay Test Circuit



#### Figure 23: CMR VO High Test Circuit



#### Figure 24: CMR VO Low Test Circuit



# **Typical Gate Drive Circuit with IGBT Desaturation Detection**

Figure 25: ACFJ-3531T Typical Gate Drive Circuit with IGBT Desaturation Over-Current Sensing and Negative Bias Set by Vz



NOTE: Component values are subjected to change with various application requirements.

# **Description of Operations and Functions**

### **Operation of Integrated DC-DC Flyback Controller**

The ACFJ-3531T integrated DC-DC flyback controller operates in a discontinuous conduction mode (DCM) at a fixed average switching frequency of 135 kHz. It converts a wide 6.5V to 26V input range to 18.3V fixed positive output and programmable negative voltage of 0V to 6V. These voltage ranges are well suited for various automotive and industrial applications.

The primary control block implements direct duty cycle control logics for line and load regulation. Primary winding current is sensed and limited to  $V_{ISEN_TH}$  to prevent transformer short circuit failure from damaging the primary switch. The sense resistor ( $R_{sense}$ ) is selected based on the maximum primary winding current limit and maximum power dissipation requirement. Secondary output voltage  $V_{CC2}$  is sensed and feedback to the primary control circuits. The closed loop control circuits always regulates  $V_{CC2}$  to 16V with respect to  $V_E$ . When  $V_{CC2}$  is greater than the specified  $V_{CC2}$  threshold ( $V_{OV2_TH+}$ ),  $V_{CC2}$  over voltage protection is triggered. The PGD pin on the primary side of gate driver is shut down to protect secondary over voltage failure. When  $V_{CC2}$  reduces to  $V_{OV2_TH-}$ , the PGD pin is released and DC-DC regulation resumes its normal operations.

While designing the flyback transformer for DCM controller, the maximum PWM duty cycle must be limited to 50% or less at the minimum input voltage (for example,  $V_{BAT+} = 6.5V$ ) under full load conditions. A flyback transformer should be connected to ACFJ-3531T according to Figure 25 for complete isolated DC-DC converter. The input LED should be kept off while powering up the  $V_{CC1}$ . To ensure proper operation of the DC-DC converter, fast  $V_{CC1}$  rise time ( $\leq 5$  ms) is preferred for soft start function to control the inrush current. If  $V_{CC2}$  fails to rise above 6V at the end of the soft start period (about 20 ms), the primary switch is turned off to prevent a possible  $V_{CC2}$  short circuit event during start-up. The DC-DC controller can be restart by power reset  $V_{CC1}$ .

The average PWM switching frequency of primary gate drive (PGD) is dithered  $\pm$  6% typically from center frequency of 135 kHz. Frequency dithering feature helps to achieve better EMI performance by spreading the switching and its harmonics over wider band.

### Soft Start Operation

ACFJ-3531T is designed with built-in soft start feature. When  $V_{CC1}$  is higher than  $V_{UVLO1_TH+}$ , the built-in soft start circuit starts to function. Typical soft start timing is 20 ms. Soft start current ( $I_{COMP}$ ) charges up the compensation network through the  $V_{COMP}$  pin and gradually increases the  $V_{COMP}$  voltage to the correct working level. Figure 26 shows the typical DC-DC start up waveforms.





### NOTE:

- a. V<sub>SAW</sub> is IC internal saw waveform and cannot be measured externally. V<sub>SAW</sub> frequency is not drawn to scale.
- b. Typical DC-DC switching frequency at PGD pin is 135 kHz.  $V_{PGD}$  frequency is not drawn to scale.

# Status Flags

The status flags at the primary side reflect the state of the circuit operation. Figure 29 exemplifies how the status flags react when  $V_{CC2}$  ramps up and down when  $V_{CC1}$  is ready.

- Normal operation: All the status flags (/UVLO and /FAULT) are in Hi-Z state. These pins are pulled high through the
  external resistors.
- Under voltage lock out (UVLO) fault: During operation, if V<sub>CC1</sub> falls below the V<sub>CC1</sub> threshold (V<sub>UVLO1\_TH-</sub>) or V<sub>CC2</sub> falls below the UVLO threshold (V<sub>UVLO2\_TH-</sub>), /UVLO flags will be pulled low.
- V<sub>CC2</sub> over voltage (OV) fault: When V<sub>CC2</sub> is over V<sub>CC2</sub> over voltage protection threshold (V<sub>OV2\_TH+</sub>), /UVLO flags will be pulled low.
- IGBT short circuit (SC) fault: If a short circuit fault occurs, the IGBT gate will be soft shutdown (pulled low by the SSD pin action). /FAULT pin will be pulled low.
- LED2 Fault: When V<sub>CC2</sub> V<sub>EE2</sub> supply voltage is greater than typical 6V, secondary side LED2 starts to pulse to inform the primary IC that the feedback channel is working normally. If the primary IC detects no signal from LED2, it is diagnosed as LED2 is faulty. Primary IC will stop the DC-DC regulation by pulling the PGD pin and COMP pin low. Both status flags (/ULVO and /FAULT) will be pulled low to inform the microcontroller. The primary IC's power (V<sub>CC1</sub>) is then needed to be rebooted for IC reset. Figure 27 shows a typical gate driver circuit with low-dropout linear regulator (LDO) for primary IC (V<sub>CC1</sub>) reboot during LED2 fault condition.

#### Table 1: Status Flags

	Status Flags				
Conditions	/UVLO	/FAULT			
Normal operation	Hi-Z	Hi-Z			
VCC1 UVLO fault	Low	Hi-Z			
VCC2 UVLO fault	Low	Hi-Z			
VCC2 OV fault	Low	Hi-Z			
Short circuit (SC) fault	Hi-Z	Low			
LED2 fault	Low	Low			



#### Figure 27: Typical Gate Driver Circuit with Low-Dropout Linear Regulator (LDO) for V<sub>CC1</sub> Reboot

### **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the input LED current ( $I_F$ ). When input LED current is driven high, the main output of ACFJ-3531T can then delivers a 1.5A sourcing current to drive the external buffer that drives the IGBT's gate. While the input LED is switched off,  $V_O$  provides 1.5A sinking current to external buffer to switch the gate off fast. The Miller clamping pull-down MOSFET (MC pin) is activated when gate voltage drops below  $V_{TH\_CLAMP}$  voltage to provide low impedance path to Miller current.



#### Figure 28: Gate Drive Signal Behavior

# **Description of Under Voltage Lock Out**

Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage due to high heat dissipation. ACFJ-3531T monitors the output power supply ( $V_{CC2}$ ) constantly. When output power supply is lower than under voltage lock out (UVLO) threshold, gate driver output will shut off to protect IGBT from low voltage bias. During power up, the UVLO feature forces the ACFJ-3531T's output low to prevent unwanted turn-on at lower voltage. When power supply ( $V_{CC2}$ ) voltage increases more than  $V_{UVLO2_TH^+}$  threshold, the /UVLO fault status will be cleared and the gate driver resumes its normal function automatically.





# **Description of Over Voltage Protection**

When  $V_{CC2}$  is greater than the specified  $V_{CC2}$  over voltage protection threshold, the PGD pin on the primary side of gate driver is shut down to protect secondary over voltage failure. When  $V_{CC2}$  goes below the  $V_{CC2}$  over voltage protection threshold, PGD starts to regulate again. The  $V_{CC2}$  over voltage condition is feedback to microcontroller by pulling the /UVLO pin low. Output driver ( $V_O$ ), Miller clamp, Desat protection and soft shutdown functions are not locked out by over voltage protection. See Status Flags for /UVLO and /FAULT feedback truth table.

### **DESAT Fault Detection Blanking Time**

After the IGBT is turned on, the DESAT fault detection circuitry must remain disabled for a short period of time to allow the IGBT collector voltage to fall below the DESAT threshold. This time period, called the total DESAT blanking time, is the sum of both internal DESAT blanking time,  $t_{DESAT(BLANKING)}$  and external blanking time. While the internal DESAT blanking time is preset within the device, the external blanking time is flexibly determined by selecting the blanking capacitor ( $C_{BLANK}$ ) with preset DESAT sensing voltage ( $V_{DESAT TH}$ ) and Desat charge current ( $I_{CHG}$ ).

The total blanking time is calculated in terms of internal blanking time ( $t_{DESAT(BLANKING)}$ ), external capacitance ( $C_{BLANK}$ ), DESAT sensing voltage ( $V_{DESAT TH}$ ), and DESAT charge current ( $I_{CHG}$ ) as follows:

Total DESAT blanking time,  $t_{BLANK} = t_{DESAT(BLANKING)} + C_{BLANK} \times V_{DESAT_TH} / I_{CHG}$ 

### **During IGBT Short Circuit Event**

- 1. DESAT terminal monitors IGBT's VCE voltage.
- When the voltage on the DESAT terminal exceeds 9.1V, the IGBT gate voltage (V<sub>GATE</sub>) is slowly lowered by soft shutdown (SSD) pin. Output driver, VO enters into high impedance state.
- 3. Output driver VO ignores all PWM commands during mute time (t<sub>DESAT(MUTE)</sub>) and remains in high impedance state.
- 4. /FAULT output goes low, notifying the microcontroller of the fault condition.
- 5. Microcontroller takes appropriate action.
- 6. When (t<sub>DESAT(MUTE)</sub>) expires, the LED input must be kept low for t<sub>DESAT(RESET)</sub> before the fault condition can be cleared. /FAULT status will return to high, and SSD output will return to high impedance state.
- 7. Output (VO) starts to respond to LED input after fault condition is cleared.

#### Figure 30: Circuit Behaviors during IGBT Short Circuit Event



# **Printed Circuit Board Layout Considerations**

Care must be taken while designing the layout of printed circuit board (PCB) for optimum performance.

Adequate spacing should always be maintained between the high voltage isolated circuitry and any input referenced circuitry. The same minimum spacing between two adjacent high-side isolated regions of the printed circuit board must be maintained as well. Insufficient spacing will reduce the effective isolation and increase parasitic coupling that will effect CMR performance.

The placement and routing of supply bypass capacitors requires special attention. During switching transients, the majority of the gate charge is supplied by the bypass capacitors. Maintaining short charging and discharging paths between capacitors and gate can help to achieve clean switching waveforms and low supply ripples. It is recommended to have supply and ground planes for  $V_{CC2}$  and  $V_{EE2}$ . It is also recommended to connect IC power pins, such as  $V_{CC2}$  (pin 18) and  $V_{EE2}$  (pins 13 and 14) and external output buffer directly to these planes using multiple via holes locally. Similar layout guidelines are applicable to input side circuitry, such as power supply  $V_{CC1}$  (pin 5), input side ground  $V_{EE1}$  (pin 1) and supply decoupling capacitors.

For thermal dissipation purposes, it is recommended to place large copper area for top layer  $V_{EE2}$  (pins 13 and 14) and connect the copper area with multiple via holes to  $V_{EE2}$  plane at the bottom layer of PCB as illustrated in Figure 31.

The compensation network circuitry which connected to COMP (pin 4) is to be placed next to IC with short traces.

#### Figure 31: Example of Recommended Layout



Copyright © 2021 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

