

ACFJ-3439T

Automotive 17A Peak Gate Drive Optocoupler with Integrated Desaturation Sensing, Active Miller Clamping, FAULT, GATE, and UVLO Status Feedback and Negative Bias

Description

The Broadcom® ACFJ-3439T is a 17A peak smart gate drive optocoupler. The high peak output current and wide operating voltage range make it ideal for driving IGBT or MOSFET directly in motor-control and inverter applications.

The device features fast propagation delay with excellent timing skew performance. It provides IGBT/MOSFET with desaturation protection and functional safety reporting. This full-featured and easy-to-implement gate drive optocoupler comes in a compact, surface-mountable SO-24 package with 0.8-mm pitch for space savings, so it is suitable for HEV and EV applications.

Broadcom R²Coupler™ isolation products provide reinforced insulation and reliability that deliver safe signal isolation that is critical in automotive and high-temperature industrial applications.

Applications


IGBT/SiC MOSFET gate driver for traction inverter, charger, and HVAC.

Features

- Qualified to AEC-Q100 Grade 1 test guidelines
- Automotive temperature range: –40°C to +125°C
- Minimum peak output current: ±10A
- Minimum Miller clamp sinking current: 1A
- Maximum propagation delay: 140 ns
- Integrated fail-safe IGBT/MOSFET protection:
 - IGBT/MOSFET desaturation sensing with configurable “Soft” turn-off and feedback
 - Under-voltage lockout (UVLO) protection with feedback
- Functional safety reporting:
 - IGBT/MOSFET desaturation fault feedback
 - IGBT/MOSFET gate status feedback
 - UVLO status feedback
- High noise immunity:
 - Common-mode Rejection (CMR): 100 kV/μs at $V_{CM} = 1000V$
 - Miller current clamping
 - Direct LED input with low input impedance and low noise sensitivity
 - Negative gate bias
- SO-24 package with 8-mm creepage and clearance
- Regulatory approvals:
 - UL1577, CAN/CSA
 - IEC\EN\DIN EN 60747-5-5

CAUTION! Take normal static precautions in handling and assembling this component to prevent damage, degradation, or both, that may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

Figure 1: ACFJ-3439T Functional Diagram



Ordering Information

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACFJ-3439T	-000E	SO-24	X	—	X	45 per tube
	-500E		X	X	X	850 per reel

To form an order entry, choose a part number from the Part Number column and combine it with the desired option from the Option column.


Example 1:

“ACFJ-3439T-500E” to order the product with an SO-24 surface-mount package in tape and reel packaging with IEC/EN/ DIN EN 60747-5-5 safety approval and RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

Package Outline Drawing

Figure 2: Package Outline Drawing (24-Lead Surface Mount)



Recommended Pb-Free IR Profile

The recommended reflow condition is as per the JEDEC J-STD-020 standard (latest version).


NOTE: Non-halide flux should be used.

Product Overview

The ACFJ-3439T (shown in [Figure 1](#)) is a highly integrated power control device that incorporates all the necessary components for an isolated IGBT/MOSFET gate drive circuit. It is primarily designed with high peak driving current capability to ensure optimal performance for direct driving IGBT/MOSFET in various applications. Besides high peak output current, it incorporates fail-safe IGBT/MOSFET desaturation sensing with soft gate turn-off and feedback, active Miller current clamping, and functional safety feedbacks of supply UVLO and gate status, in a compact SO-24 package. Direct LED input allows flexible logic configuration and differential current mode driving with low input impedance, greatly increasing its noise immunity.

Package Pinout

Figure 3: ACFJ-3439T Pin Configuration



Pin Description

Table 1: Pin Description

Pin No.	Pin Name	Function
1	VEE1	Input ground
2	/UVLO	VCC1 under-voltage feedback and VCC2 under-voltage lockout feedback
3	/FAULT	Desaturation fault feedback
4	/GFAULT	IGBT/MOSFET gate status feedback
5	DNC	Do not connect (Internally this pin is connected to the VEE1 lead frame.)
6	VCC1	Input positive power supply
7	NC	No connection
8	DNC	Do not connect (Internally this pin is connected to the input LED cathode lead frame.)
9	AN	Input LED anode
10	DNC	Do not connect (Internally this pin is connected to the input LED anode lead frame.)
11	CA	Input LED cathode
12	NC	No connection
13	VE	IGBT emitter/MOSFET source reference
14	VEE2	Output negative power supply
15	VEE2	Output negative power supply
16	VOUTN	Output driver to turn off the IGBT/MOSFET gate
17	VOUTP/CLAMP	Output driver to turn on the IGBT/MOSFET gate/Miller current clamping output
18	VCC2	Output positive power supply
19	SSD	Soft shutdown output driver
20	DESAT	Desaturation protection sensing
21	DNC	Do not connect (Internally this pin is connected to the LED2+ lead frame.)
22	LED2+(DNC)	Do not connect, for testing only
23	DNC	Do not connect (Internally this pin is connected to the VEE2 lead frame.)
24	DNC	Do not connect (Internally this pin is connected to the VEE2 lead frame.)

Organization Approval

The ACFJ-3439T is approved by the following organizations.

UL	Approved under UL 1577, component recognition program up to $V_{ISO} = 5000 V_{RMS}$
CAN/CSA	Approved under CAN/CSA-C22.2 No.62368-1
IEC/EN/DIN EN 60747-5-5	Approved under IEC 60747-5-5, EN 60747-5-5, DIN EN 60747-5-5

IEC/EN/DIN EN60747-5-5 Insulation Characteristics¹

Description	Symbol	Characteristic	Units
Insulation Classification per DIN VDE 0110/1.89, Table 1			
For rated mains voltage $\leq 150 V_{RMS}$	—	I-IV	—
For rated mains voltage $\leq 300 V_{RMS}$	—	I-IV	—
For rated mains voltage $\leq 600 V_{RMS}$	—	I-IV	—
Climatic Classification	—	40/125/21	—
Pollution Degree (DIN VDE 0110/1.89)	—	2	—
Maximum Working Insulation Voltage	V_{IORM}	1230	V_{PEAK}
Input to Output Test Voltage, Method b ^a $V_{IORM} \times 1.875 = V_{PR}$, 100% production test with $t_m = 1s$, partial discharge $< 5 pC$	V_{PR}	2306	V_{PEAK}
Input to Output Test Voltage, Method a ^a $V_{IORM} \times 1.6 = V_{PR}$, type and sample test, $t_m = 10s$, partial discharge $< 5 pC$	V_{PR}	1968	V_{PEAK}
Highest Allowable Overvoltage (transient overvoltage $t_{ini} = 60s$)	V_{IOTM}	8000	V_{PEAK}
Safety-limiting values – maximum values allowed in the event of a failure			
Case Temperature	T_S	175	$^{\circ}C$
Input Current	$I_{S,INPUT}$	400	mA
Output Power	$P_{S,OUTPUT}$	1200	mW
Insulation Resistance at T_S , $V_{IO} = 500V$	R_S	$> 10^9$	Ω

a. Refer to the optocoupler section of the *Isolation and Control Components Designer's Catalog*, under Product Safety Regulation section IEC/EN/DIN EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.

Insulation and Safety-Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)	—	0.3	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and the detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group	—	IIIa		Material Group (DIN VDE 0110).

1. Isolation characteristics are guaranteed only within the safety maximum ratings that must be ensured by the protective circuits in the application. The surface-mount classification is class A in accordance with CECC00802.

Absolute Maximum Ratings

Unless otherwise specified, all voltages at input IC reference to V_{EE1} and all voltages at output IC reference to V_{EE2} .

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T_S	-55	150	°C	—
Operating Temperature	T_A	-40	125	°C	—
IC Junction Temperature	T_J	—	150	°C	—
Average LED Input Current	$I_{F(AVG)}$	—	20	mA	—
Peak Transient LED Input Current (<1-μs pulse width, 300 pps)	$I_{F(TRAN)}$	—	1	A	—
LED Reverse Input Voltage (V_R)	$V_{CA} - V_{AN}$	—	6	V	—
Input Supply Voltage	V_{CC1}	-0.5	6	V	a
/UVLO Pin Voltage	$V_{/UVLO}$	-0.5	6	V	a
/FAULT Pin Voltage	$V_{/FAULT}$	-0.5	6	V	a
/GFAULT Pin Voltage	$V_{/GFAULT}$	-0.5	6	V	a
/UVLO Output Sinking Current	$I_{/UVLO}$	—	5	mA	—
/FAULT Output Sinking Current	$I_{/FAULT}$	—	5	mA	—
/GFAULT Output Sinking Current	$I_{/GFAULT}$	—	5	mA	—
Total Output Supply Voltage	V_{CC2}	-0.5	30	V	b
Positive Output Supply Voltage	$V_{CC2} - V_E$	-0.5	$30 - (V_E - V_{EE2})$	V	—
Negative Output Supply Voltage	$V_{EE2} - V_E$	-15	0.5	V	—
DESAT Pin Voltage	$V_{DESAT} - V_E$	-0.5	$V_{CC2} + 0.5$	V	—
Gate Driver Output Voltage, SSD	V_{SSD}	-0.5	$V_{CC2} + 0.5$	V	b
Gate Driver Output Voltage, $V_{OUTP/CLAMP}$	$V_{OUTP/CLAMP}$	-0.5	$V_{CC2} + 0.5$	V	b
Gate Driver Output Voltage, V_{OUTN}	V_{OUTN}	-0.5	$V_{CC2} + 0.5$	V	b
Peak Output Current for V_{OUTP} and V_{OUTN}	$ I_{OUT(PEAK)} $	—	10	A	c
Peak Miller Clamp Sinking Current	$I_{CLAMP(PEAK)}$	—	5	A	d
Desat Discharge Current (Continuous)	I_{DSCHG}	—	12	mA	—
Output IC Power Dissipation	P_O	—	800	mW	e
Input IC Power Dissipation	P_I	—	150	mW	f
ESD Immunity	$ V_{ESD} $	—	2	kV	g
		—	750	V	h
		—	500	V	i

a. Reference to V_{EE1} .

b. Reference to V_{EE2} .

c. Maximum pulse width = 5 μs, maximum duty cycle = 1%. The peak output current is limited to ±10A by external resistors. See [Printed Circuit Board Layout Recommendations](#) to take care of high-current loops during gate switching. All operating conditions should not exceed the maximum junction temperature rating.

d. Maximum pulse width = 5 μs; maximum duty cycle = 1%.

e. Output IC power dissipation is derated linearly above 105°C from 800 mW to 550 mW at 125°C for a high effective thermal conductivity board. For a low effective thermal conductivity board, output IC power dissipation is derated linearly above 105°C from 700 mW to 350 mW at 125°C. The PCB thermal resistance characteristic must be considered so as not to exceed the absolute maximum rating. See [Figure 4](#) for details.

- f. Input IC power dissipation is derated linearly above 105°C from 150 mW to 125 mW at 125°C for a high effective thermal conductivity board. For a low effective thermal conductivity board, input IC power dissipation is derated linearly above 105°C from 120 mW to 100 mW at 125°C. See [Figure 4](#) for details.
- g. Human Body Model (HBM) per AEC Q100-002, all pins.
- h. Charge Device Model (CDM) per AEC Q100-011, all corner pins.
- i. Charge Device Model (CDM) per AEC Q100-011, all pins.

Recommended Operating Conditions

Unless otherwise specified, all voltages at input IC reference to V_{EE1} and all voltages at output IC reference to V_{EE2} .

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T_A	-40	125	°C	—
Input IC Supply Voltage	V_{CC1}	4.5	5.5	V	—
Total Output IC Supply Voltage	$V_{CC2} - V_{EE2}$	15	25	V	a
Positive Output IC Supply Voltage	$V_{CC2} - V_E$	15	20	V	—
Negative Output IC Supply Voltage	$V_{EE2} - V_E$	-10	0	V	b
Input LED Turn-On Current	$I_{F(ON)}$	11	16	mA	—
Input LED Turn-Off Voltage ($V_{AN} - V_{CA}$)	$V_{F(OFF)}$	-5.5	0.8	V	—
Input LED Turn-On Pulse Width	$T_{on(LED)}$	100	—	ns	c

- a. Should not exceed the absolute maximum rating of the total output supply voltage.
- b. Negative output IC supply is optional. Connect V_E to V_{EE2} if negative gate bias is not required by the application.
- c. Minimum input pulse width for a guaranteed output pulse under a no-load condition.

Electrical and Switching Specifications

Unless otherwise specified, all minimum/maximum specifications are at recommended operating conditions; all voltages at input IC reference to V_{EE1} , and all voltages at output IC reference to V_{EE2} . All typical values at $T_A = 25^\circ\text{C}$, $V_{CC1} = 5\text{V}$, $V_{CC2} - V_E = 15\text{V}$, $V_{EE2} - V_E = -10\text{V}$.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
IC Supply Current								
Input Supply Current	I_{CC1}	1	1.6	2.5	mA	—	7	—
Output High Supply Current	I_{CC2H}	4.5	6.6	8.6	mA	$I_F = 11\text{ mA}$, No load	8	—
Output Low Supply Current	I_{CC2L}	3.5	5.6	7.5	mA	$I_F = 0\text{ mA}$, No load	8	—
Output High V_E Supply Current	I_{EH}	-0.4	-0.7	-1.2	mA	$I_F = 11\text{ mA}$, No load	9	—
Output Low V_E Supply Current	I_{EL}	-0.4	-0.7	-1.2	mA	$I_F = 0\text{ mA}$, No load	9	—
V_{CC1} Under-Voltage Protection								
V_{CC1} Under-Voltage Turn-On Threshold	V_{UV1_TH+}	3.9	4.2	4.4	V	—	—	—
V_{CC1} Under-Voltage Turn-Off Threshold	V_{UV1_TH-}	3.6	3.9	4.1	V	—	—	—
Logic Input and Output								
V_{CC1} MOS Threshold	$V_{CC1_MOS_TH}$	0.5	1.4	1.7	V	$I_{UVLO} = 0.5\text{ mA}$	—	—
LED Forward Voltage ($V_{AN} - V_{CA}$)	V_F	1.25	1.55	1.85	V	$I_F = 11\text{ mA}$	10	—
LED Reverse Breakdown Voltage ($V_{CA} - V_{AN}$)	V_{BR}	6	—	—	V	$I_F = -10\text{ }\mu\text{A}$	—	—
LED Input Capacitance	C_{IN}	—	35	—	pF	$f = 1\text{ MHz}$, $V_F = 0\text{ V}$	—	—
LED Turn-On Current Threshold, Low to High	I_{TH+}	—	2.4	7.5	mA	—	11	—
LED Turn-On Current Threshold, High to Low	I_{TH-}	0.3	2.1	—	mA	—	11	—
LED Turn-On Current Hysteresis	I_{TH_HYS}	—	0.3	—	mA	—	—	—
/UVLO Logic Low Output Voltage	$V_{/UVLO_L}$	—	—	0.4	V	$I_{/UVLO} = 4\text{ mA}$	—	—
/UVLO Logic High Output Current	$I_{/UVLO_H}$	—	0.02	10	μA	$V_{/UVLO} = 5\text{ V}$	—	—
/FAULT Logic Low Output Voltage	$V_{/FAULT_L}$	—	—	0.4	V	$I_{/FAULT} = 4\text{ mA}$	—	—
/FAULT Logic High Output Current	$I_{/FAULT_H}$	—	0.02	10	μA	$V_{/FAULT} = 5\text{ V}$	—	—

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
/GFAULT Logic Low Output Voltage	$V_{/GFAULT_L}$	—	—	0.4	V	$I_{/GFAULT} = 4 \text{ mA}$	—	—
/GFAULT Logic High Output Current	$I_{/GFAULT_H}$	—	0.02	10	μA	$V_{/GFAULT} = 5\text{V}$	—	—
Gate Driver								
VOOTP High Level Voltage	V_{OOTP_H}	$V_{CC2} - 0.15$	$V_{CC2} - 0.05$	$V_{CC2} - 0.01$	V	$I_O = -100 \text{ mA}$	—	—
VOOTN Low Level Voltage	V_{OOTN_L}	0.01	0.03	0.1	V	$I_O = 100 \text{ mA}$	—	—
VOOTP High Level Peak Sourcing Current	$I_{OOTP(PEAK)}$	—	-16	-10	A	$V_{OOTP} = V_{CC2} - 15\text{V}$	12	a
VOOTN Low Level Peak Sinking Current	$I_{OOTN(PEAK)}$	10	17	—	A	$V_{OOTN} = V_{EE2} + 15\text{V}$	13	a
VOOTP Output PMOS $R_{DS(ON)}$	R_{OOTP}	0.1	0.5	1.5	Ω	$I_O = -100 \text{ mA}$	—	—
VOOTN Output NMOS $R_{DS(ON)}$	R_{OOTN}	0.1	0.3	1.0	Ω	$I_O = 100 \text{ mA}$	—	—
Low Level SSD Voltage	V_{SSD}	0.01	0.04	0.5	V	$I_{SSD} = 40 \text{ mA}$	—	—
Low Level SSD Current	I_{SSD}	1	—	—	A	$V_{SSD} = 10\text{V}$	14	—
V_{IN} to High Level VOOTP Propagation Delay Time	t_{PLH}	—	98	140	ns	$V_{IN} = 5\text{V}$, $R_{LED} = 260\Omega$, $R_{g_on} = 2.2\Omega$, $R_{g_off} = 2.2\Omega$, $C_{load} = 2.2 \text{ nF}$, $f = 10 \text{ kHz}$, Duty cycle = 50%	15, 20	b
V_{IN} to Low Level VOOTN Propagation Delay Time	t_{PHL}	—	95	140	ns		15, 20	c
Pulse Width Distortion	PWD	-60	—	60	ns		—	d
Dead Time Distortion ($t_{PLH} - t_{PHL}$)	DTD	-60	—	60	ns		—	e
VOOTP 10% to 90% Rise Time	t_R	—	23	—	ns		20	—
VOOTN 90% to 10% Fall Time	t_F	—	19	—	ns		20	—
Output High Level Common Mode Transient Immunity	$ CM_H $	100	—	—	kV/ μs	$T_A = 25^\circ\text{C}$ $V_{CM} = 1000\text{V}$	—	f
Output Low Level Common Mode Transient Immunity	$ CM_L $	100	—	—	kV/ μs	$T_A = 25^\circ\text{C}$ $V_{CM} = 1000\text{V}$	—	g
Active Miller Clamp								
Clamp Threshold Voltage	V_{MC_TH}	1.5	2	2.5	V	—	—	—
Clamp Low Level Sinking Current	I_{CLAMP}	1	2.5	—	A	$V_{CLAMP} = V_{EE2} + 2.5\text{V}$	16	—
Clamp Low Level Peak Sinking Current	$I_{CLAMP(PEAK)}$	2.5	4	—	A	$V_{CLAMP} = V_{EE2} + 10\text{V}$	16	—
V_{CC2} UVLO Protection (UVLO Voltage V_{UVLO} Reference to V_E)								
V_{CC2} UVLO Threshold Low to High	V_{UVLO2_TH+}	11.25	12.9	13.75	V	$V_{OOTP} - V_E > 5\text{V}$	—	h, i
V_{CC2} UVLO Threshold High to Low	V_{UVLO2_TH-}	10.35	11.8	12.65	V	$V_{OOTP} - V_E < 5\text{V}$	—	h, j
V_{CC2} UVLO Hysteresis	V_{UVLO2_HYS}	0.9	1.1	1.3	V	—	—	—
V_{CC2} to /UVLO High Delay	t_{PLH_UVLO2}	—	20	30	μs	—	—	k

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
V_{CC2} to /UVLO Low Delay	t_{PHL_UVLO2}	—	8.8	20	μs	—	—	l
V_{CC2} UVLO to V_{OUTP} High Delay	t_{UVLO2_ON}	—	7.5	15	μs	—	—	m
V_{CC2} UVLO to V_{OUTN} Low Delay	t_{UVLO2_OFF}	—	0.8	4	μs	—	—	n
Gate Status								
V_{GATE} Status Check Blanking Time	$t_{GFAULT(BLANKING)}$	3	4.5	6.5	μs	—	—	o
V_{GATE} Status Check to /GFAULT Signal Low Delay	t_{PHL_GFAULT}	2.5	3.3	6	μs	—	—	p
V_{GATE} Status Check to /GFAULT Signal High Delay	t_{PLH_GFAULT}	7	10	18	μs	—	—	q
Desaturation/Short-Circuit Protection (Reference to V_E)								
DESAT Sensing Threshold	$V_{DESAT_TH} - V_E$	7.0	7.5	8.0	V	—	17	r
DESAT DC Charging Current	I_{CHG}	0.95	1.0	1.05	mA	$V_{DESAT} = 2V$	18	—
DESAT Peak Discharging Current	I_{DSCHG}	19	60	—	mA	$V_{DESAT} = 9V$	19	—
DESAT Blanking Time	$t_{DESAT(BLANKING)}$	0.5	0.8	1.1	μs	—	—	s
DESAT Sense to 90% V_{GATE} Delay	$t_{DESAT(90\%)}$	0.05	0.13	0.3	μs	$R_{SSD} = 15\Omega$ $C_{load} = 2.2\text{ nF}$	—	t
DESAT Sense to $V_{GATE} = (V_{EE2} + 2V)$ Delay	$t_{DESAT(2V)}$	0.1	0.17	0.5	μs		—	u
DESAT Sense to /FAULT Low Signal Delay	$t_{DESAT(/FAULT)}$	0.6	1.6	3.2	μs	—	—	v
Output Mute Time due to DESAT Sense	$t_{DESAT(MUTE)}$	0.13	0.2	0.4	ms	—	—	w
Time Input Kept Low Before / FAULT Reset to High	$t_{DESAT(RESET)}$	0.13	0.2	0.4	ms	—	—	x

- Maximum pulse width = 10 μs , maximum duty cycle = 1%. All operating conditions should not exceed absolute maximum ratings. Junction temperature rating, T_J , should not exceed 150°C.
- t_{PLH} is defined as the propagation delay from 50% of the input voltage, V_{IN} , to 50% of the V_{OUTP} high level output.
- t_{PHL} is defined as the propagation delay from 50% of the input voltage, V_{IN} , to 50% of the V_{OUTN} Low level output.
- Pulse width distortion (PWD) is defined as ($t_{PHL} - t_{PLH}$) of any given unit.
- Dead time distortion (DTD) is defined as ($t_{PLH} - t_{PHL}$) between any two parts under the same test conditions.
- Common-mode transient immunity (CMTI) in the high state is the maximum tolerable dV_{CM}/dt of the common-mode pulse, V_{CM} , to ensure that the output will remain in the high state (that is, $V_{CC2} - V_{OUTP} < 1.0V$ or $V_{/FAULT} > 2V$). A 330-pF and a 10-k Ω pull-up resistor are connected to input logic feedback pins.
- Common-mode transient immunity (CMTI) in the low state is the maximum tolerable dV_{CM}/dt of the common-mode pulse, V_{CM} , to ensure that the output will remain in a low state (that is, $V_{OUTN} - V_{EE2} < 1.0V$ or $V_{/FAULT} < 2V$). A 330-pF and a 10-k Ω pull-up resistor are connected to input logic feedback pins.
- When V_O of the ACFJ-3439T is allowed to go high ($V_{CC2} - V_E > V_{UVLO2_TH+}$), the DESAT detection feature of the ACFJ-3439T will be the primary source of IGBT protection. V_{CC2} must be greater than the V_{UVLO2_TH+} threshold to ensure that DESAT is functional. The DESAT detection feature will remain functional until V_{CC2} is below the V_{UVLO2_TH-} threshold. Thus, the DESAT detection and UVLO features of the ACFJ-3439T work in conjunction to ensure constant IGBT protection.
- This is the “increasing” (that is, turn-on or “positive going” direction) of $V_{CC2} - V_E$.
- This is the “decreasing” (that is, turn-off or “negative going” direction) of $V_{CC2} - V_E$.
- The delay time when V_{CC2} exceeded the V_{UVLO2_TH+} threshold to 50% of the /UVLO positive going edge.

- l. The delay time when V_{CC2} exceeded the V_{UVLO2_TH-} threshold to 50% of the /UVLO negative going edge.
- m. The delay time when V_{CC2} exceeded the V_{UVLO2_TH+} threshold to 50% of the V_{OUTP} positive going edge (that is, V_{OUTP} turn-on).
- n. The delay time when V_{CC2} exceeded the V_{UVLO2_TH-} threshold to 50% of the V_{OUTN} negative going edge (that is, V_{OUTN} turn-off).
- o. The internal delay time for ACFJ-3439T to start sensing voltage at the $V_{OUTP}/CLAMP$ or V_{OUTN} pin when the driver output changes states (that is, V_{OUTP} turn-on or V_{OUTN} turn-off).
- p. The delay time from when the gate sense detects that the voltage at the $V_{OUTP}/CLAMP$ or V_{OUTN} pin does not correspond to the LED input logic to 50% of the /GFAULT negative-going edge.
- q. The delay time from when the gate sense detects that the voltage at the $V_{OUTP}/CLAMP$ or V_{OUTN} pin corresponds to the LED input logic or LED input state change reset to 50% of the /GFAULT positive-going edge. The measurement is done with a minimum LED input pulse width of 10 μ s.
- r. See the description of operation in the [During a Desaturation \(or Short-Circuit\) Condition](#) section for further details.
- s. When the V_{OUTP} is turned on, there is an internal delay time for ACFJ-3439T to start sensing voltage at the DESAT pin. This delay time is called $t_{DESAT(BLANKING)}$.
- t. The amount of time from when the DESAT threshold exceeds 90% of the V_{GATE} negative going edge as mentioned the test conditions.
- u. The amount of time from when the DESAT threshold exceeds 10% of the V_{GATE} negative going edge as mentioned the test conditions.
- v. The amount of time from when the DESAT threshold exceeds 50% of the /FAULT negative going edge.
- w. The amount of time when the DESAT threshold is exceeded, driver output (V_{OUTP}) is mute to LED input.
- x. The amount of time when the DESAT mute time ($t_{DESAT(MUTE)}$) is expired, LED input must be kept Low for the /FAULT status to return to High.

Package Characteristics


Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V_{ISO}	5000	—	—	V_{RMS}	RH < 50%, t = 1 minute, $T_A = 25^\circ C$	a, b, c
Resistance (Input – Output)	R_{I-O}	—	10^{14}	—	Ω	$V_{I-O} = 500$ Vdc	c
Capacitance (Input – Output)	C_{I-O}	—	1.3	—	pF	f = 1 MHz	—

- a. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 6000 V_{RMS}$ for 1 second.
- b. The input-output momentary withstand voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics table.
- c. The device is considered as a two-terminal device: pins 1 to 12 are shorted together, and pins 13 to 24 are shorted together.

Thermal Resistance Model

Figure 4 shows the diagram for measurement. This is a multi-chip package with four heat sources; the effect of heating one die due to the adjacent dice is considered by applying the theory of linear superposition. Here, one die is heated first, and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated, and all the dice temperatures are recorded and so on until the fourth die is heated. With the known ambient temperature, die junction temperature, and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 4-by-4 matrix for this case of four heat sources.

Figure 4: Diagram of ACFJ-3439T for the Thermal Resistance Model



$$\begin{bmatrix} R_{11} & R_{12} & R_{13} & R_{14} \\ R_{21} & R_{22} & R_{23} & R_{24} \\ R_{31} & R_{32} & R_{33} & R_{34} \\ R_{41} & R_{42} & R_{43} & R_{44} \end{bmatrix} \cdot \begin{bmatrix} P_1 \\ P_2 \\ P_3 \\ P_4 \end{bmatrix} = \begin{bmatrix} \Delta T_1 \\ \Delta T_2 \\ \Delta T_3 \\ \Delta T_4 \end{bmatrix}$$

Definitions

R_{11} : Thermal Resistance of Die1 due to heating of Die1 ($^{\circ}\text{C}/\text{W}$)

R_{12} : Thermal Resistance of Die1 due to heating of Die2 ($^{\circ}\text{C}/\text{W}$)

R_{13} : Thermal Resistance of Die1 due to heating of Die3 ($^{\circ}\text{C}/\text{W}$)

R_{14} : Thermal Resistance of Die1 due to heating of Die4 ($^{\circ}\text{C}/\text{W}$)

R_{21} : Thermal Resistance of Die2 due to heating of Die1 ($^{\circ}\text{C}/\text{W}$)

R_{22} : Thermal Resistance of Die2 due to heating of Die2 ($^{\circ}\text{C}/\text{W}$)

R_{23} : Thermal Resistance of Die2 due to heating of Die3 ($^{\circ}\text{C}/\text{W}$)

R_{24} : Thermal Resistance of Die2 due to heating of Die4 ($^{\circ}\text{C}/\text{W}$)

R_{31} : Thermal Resistance of Die3 due to heating of Die1 ($^{\circ}\text{C}/\text{W}$)

R_{32} : Thermal Resistance of Die3 due to heating of Die2 ($^{\circ}\text{C}/\text{W}$)

R_{33} : Thermal Resistance of Die3 due to heating of Die3 ($^{\circ}\text{C}/\text{W}$)

R_{34} : Thermal Resistance of Die3 due to heating of Die4 ($^{\circ}\text{C}/\text{W}$)

R_{41} : Thermal Resistance of Die4 due to heating of Die1 ($^{\circ}\text{C}/\text{W}$)

R_{42} : Thermal Resistance of Die4 due to heating of Die2 ($^{\circ}\text{C}/\text{W}$)

R_{43} : Thermal Resistance of Die4 due to heating of Die3 ($^{\circ}\text{C}/\text{W}$)

R_{44} : Thermal Resistance of Die4 due to heating of Die4 ($^{\circ}\text{C}/\text{W}$)

P_1 : Power dissipation of Die1 (W)

P_2 : Power dissipation of Die2 (W)

P_3 : Power dissipation of Die3 (W)

P_4 : Power dissipation of Die4 (W)

T_1 : Junction temperature of Die1 due to heat from all dice ($^{\circ}\text{C}$)

T_2 : Junction temperature of Die2 due to heat from all dice ($^{\circ}\text{C}$)

T_3 : Junction temperature of Die3 due to heat from all dice ($^{\circ}\text{C}$)

T_4 : Junction temperature of Die4 due to heat from all dice ($^{\circ}\text{C}$)

T_a : Ambient temperature ($^{\circ}\text{C}$)

ΔT_1 : Temperature difference between Die1 junction and ambient ($^{\circ}\text{C}$)

ΔT_2 : Temperature difference between Die2 junction and ambient ($^{\circ}\text{C}$)

ΔT_3 : Temperature difference between Die3 junction and ambient ($^{\circ}\text{C}$)

ΔT_4 : Temperature difference between Die4 junction and ambient ($^{\circ}\text{C}$)

$$T_1 = (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4) + T_a \text{ ----- (1)}$$

$$T_2 = (R_{21} \times P_1 + R_{22} \times P_2 + R_{23} \times P_3 + R_{24} \times P_4) + T_a \text{ ----- (2)}$$

$$T_3 = (R_{31} \times P_1 + R_{32} \times P_2 + R_{33} \times P_3 + R_{34} \times P_4) + T_a \text{ ----- (3)}$$

$$T_4 = (R_{41} \times P_1 + R_{42} \times P_2 + R_{43} \times P_3 + R_{44} \times P_4) + T_a \text{ ----- (4)}$$

Measurement is done on both the low effective thermal conductivity test board (according to JESD51-3) and the high effective thermal conductivity test board (according to JESD51-7).

Test Board Type	Test Board Conditions	Thermal Resistance	Power Dissipation Derating Chart
Low effective thermal conductivity board	- Single layer board for signal. - Outer layer copper thickness: 2 oz. - Board size: 76.2 mm × 76.2 mm	R_{11} : 68.1°C/W R_{12} : 37.6°C/W R_{13} : 23.3°C/W R_{14} : 46.8°C/W R_{21} : 26.8°C/W R_{22} : 250.1°C/W R_{23} : 31.1°C/W R_{24} : 43.0°C/W R_{31} : 27.3°C/W R_{32} : 53.2°C/W R_{33} : 59.0°C/W R_{34} : 65.3°C/W R_{41} : 31.3°C/W R_{42} : 41.1°C/W R_{43} : 39.1°C/W R_{44} : 227.7°C/W	Figure 5: Power Dissipation Derating Chart Using the Low Effective Thermal Conductivity Board NOTE: - The input IC power dissipation is derated linearly above 105°C from 120 mW to 100 mW at 125°C. - The output IC power dissipation is derated linearly above 105°C from 700 mW to 350 mW at 125°C.
High effective thermal conductivity board	- Four-layer board that embodies two signal layers, a power plane, and a ground plane. - Outer layer copper thickness: 2 oz. - Inner layers copper thickness: 1 oz. - Board size: 76.2 mm × 76.2 mm	R_{11} : 42.6°C/W R_{12} : 17.8°C/W R_{13} : 10.9°C/W R_{14} : 23.8°C/W R_{21} : 11.8°C/W R_{22} : 213.6°C/W R_{23} : 16.7°C/W R_{24} : 21.0°C/W R_{31} : 11.7°C/W R_{32} : 26.8°C/W R_{33} : 37.6°C/W R_{34} : 35.2°C/W R_{41} : 15.2°C/W R_{42} : 22.4°C/W R_{43} : 23.0°C/W R_{44} : 195.0°C/W	Figure 6: Power Dissipation Derating Chart Using the High Effective Thermal Conductivity Board NOTE: - The input IC power dissipation is derating linearly above 105°C from 150 mW to 125 mW at 125°C. - The output IC power dissipation is derated linearly above 105°C from 800 mW to 550 mW at 125°C.

The application and environmental design for the ACFJ-3439T must ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 150°C. The following examples are based on a typical circuit shown in [Figure 23](#) for estimation of the maximum power dissipation and the corresponding effect on junction temperatures. This thermal calculation can be used only as a reference for thermal comparison between the actual application board layout and the PCB board according to JESD51-7. The actual power dissipation achievable will depend on the application environment (PCB layout, air flow, part placement, and so on).

Calculation of Input IC Power Dissipation, P₁

$$\begin{aligned} \text{Input IC Power Dissipation, } P_1 &= I_{CC1} (\text{Max.}) \times V_{CC1} (\text{Recommended Max.}) \\ &= 2.5 \text{ mA} \times 5.5 \text{ V} \\ &= 13.75 \text{ mW} \end{aligned}$$

Calculation of Input LED Power Dissipation, P₂

$$\begin{aligned} \text{LED1 Power Dissipation, } P_2 &= I_{F(\text{LED})} (\text{Recommended Max.}) \times V_{F(\text{LED})} (125^\circ\text{C}) \times \text{Duty Cycle} \\ &= 16 \text{ mA} \times 1.25 \text{ V} \times 50\% \\ &= 10 \text{ mW} \end{aligned}$$

Calculation of Output IC Power Dissipation, P₃

$$\text{Output IC Power Dissipation, } P_3 = I_{CC2} (\text{Max.}) \times V_{CC2} (\text{Applications Max.}) + P_{HS} + P_{LS} + P_{MC}$$

$$\begin{aligned} P_{HS} - \text{High Side PMOS Switching Power Dissipation} &= (V_{CC2} \times Q_g \times f_{PWM}) \times (R_{OUTP} / (R_{OUTP} + R_{GH}) / 2) \\ &= (20 \text{ V} \times 4 \text{ } \mu\text{C} \times 10 \text{ kHz}) \times (1.5 \Omega / (1.5 \Omega + 2.2 \Omega) / 2) \\ &= 162 \text{ mW} \end{aligned}$$

$$\begin{aligned} P_{LS} - \text{Low Side NMOS Switching Power Dissipation} &= (V_{CC2} \times Q_g \times f_{PWM}) \times (R_{OUTN} / (R_{OUTN} + R_{GL}) / 2) \\ &= (20 \text{ V} \times 4 \text{ } \mu\text{C} \times 10 \text{ kHz}) \times (1 \Omega / (1 \Omega + 2.2 \Omega) / 2) \\ &= 125 \text{ mW} \end{aligned}$$

$$\begin{aligned} P_{MC} - \text{Miller Clamp NMOS Switching Power Dissipation} &= (V_{THCLAMP} (\text{Max.}) \times Q_{g_2.5V} \times f_{PWM}) \times (R_{DS_MC} / (R_{DS_MC} + R_{MC}) / 2) \\ &= (2.5 \text{ V} \times 0.5 \text{ } \mu\text{C} \times 10 \text{ kHz}) \times (2.5 \Omega / (2.5 \Omega + 1 \Omega) / 2) \\ &= 4.5 \text{ mW} \end{aligned}$$

$$\begin{aligned} \text{Output IC Power Dissipation, } P_3 &= (7.5 \text{ mA} \times 20 \text{ V}) + 162 \text{ mW} + 125 \text{ mW} + 4.5 \text{ mW} \\ &= 441.5 \text{ mW} (P_3 < P_{o(\text{MAX})}) \end{aligned}$$

Calculation of LED2 Power Dissipation, P₄

$$\begin{aligned} \text{LED2 Power Dissipation, } P_4 &= I_{F(\text{LED2})} (\text{Design Max.}) \times V_{F(\text{LED2})} (125^\circ\text{C}) \times \text{Duty Cycle} \\ &= 10 \text{ mA} \times 1.25 \text{ V} \times 50\% \\ &= 6.25 \text{ mW} \end{aligned}$$

$$\text{Input IC Junction Temperature} = T_1 = (42.6^\circ\text{C/W} \times P_1 + 17.8^\circ\text{C/W} \times P_2 + 10.9^\circ\text{C/W} \times P_3 + 23.8^\circ\text{C/W} \times P_4) + T_a$$

$$\text{LED1 Junction Temperature} = T_2 = (11.8^\circ\text{C/W} \times P_1 + 213.6^\circ\text{C/W} \times P_2 + 16.7^\circ\text{C/W} \times P_3 + 21^\circ\text{C/W} \times P_4) + T_a$$

$$\text{Output IC Junction Temperature} = T_3 = (11.7^\circ\text{C/W} \times P_1 + 26.8^\circ\text{C/W} \times P_2 + 37.6^\circ\text{C/W} \times P_3 + 35.2^\circ\text{C/W} \times P_4) + T_a$$

$$\text{LED2 Junction Temperature} = T_4 = (15.2^\circ\text{C/W} \times P_1 + 22.4^\circ\text{C/W} \times P_2 + 23^\circ\text{C/W} \times P_3 + 195^\circ\text{C/W} \times P_4) + T_a$$

Junction temperatures of the internal ICs and LEDs must not exceed 150°C.

Typical Performance Plots







Figure 7: I_{CC1} vs. TemperatureFigure 8: I_{CC2} vs. TemperatureFigure 9: I_E vs. TemperatureFigure 10: I_F vs. V_F Figure 11: I_{TH} vs. TemperatureFigure 12: I_{OUTP} vs. V_{OUTP} 







Figure 13: I_{OUTN} vs. V_{OUTN} Figure 14: I_{SSD} vs. V_{SSD} Figure 15: T_P vs. TemperatureFigure 16: I_{CLAMP} vs. V_{CLAMP} Figure 17: V_{DESAT} vs. TemperatureFigure 18: I_{CHG} vs. Temperature

Figure 19: I_{DSCHG} vs. Temperature




Figure 20: Propagation Delay Test Circuit




Figure 21: CMR Output High Test Circuit





Figure 22: CMR Output Low Test Circuit



The schematic diagram illustrates the internal circuitry of the ACFJ-3439T module, divided into two main sections by a vertical dashed line labeled "Galvanic Isolation".

uC (Low Voltage Logic) Section:

- Pin 1:** VEE1, connected to GND.
- Pin 2:** /UVLO, connected to GND via a 330pF capacitor.
- Pin 3:** /FAULT, connected to GND via a 330pF capacitor.
- Pin 4:** /GFAULT, connected to GND via a 330pF capacitor.
- Pin 5:** DNC.
- Pin 6:** VCC1, connected to +5V via a 10kΩ resistor.
- Pin 7:** NC.
- Pin 8:** DNC.
- Pin 9:** AN, connected to a current source IF through a resistor Ran.
- Pin 10:** DNC.
- Pin 11:** CA, connected to a current source through a resistor Rca.
- Pin 12:** NC.

IGBT Section:

- Pin 13:** VE, connected to GND.
- Pin 14:** VEE2, connected to GND.
- Pin 15:** VEE2, connected to GND.
- Pin 16:** VOUTN, connected to GND via a capacitor C1.
- Pin 17:** VOUTP/CLAMP, connected to GND via a capacitor C2.
- Pin 18:** VCC2, connected to GND via a capacitor C3.
- Pin 19:** SSD, connected to GND via a capacitor CBlank (220pF).
- Pin 20:** DESAT, connected to GND via a resistor RBlock (1kΩ).
- Pin 21:** DNC.
- Pin 22:** LED2+(DNC), connected to GND via a resistor Rssd (15Ω).
- Pin 23:** DNC.
- Pin 24:** DNC.

IGBT and Load Section:

- IGBT:** An IGBT (MURA160T3G) is shown with its Gate (G) connected to +15V, its Emitter (E) connected to GND, and its Collector (C) connected to the Load.
- Diodes:** Several diodes (D1, D2, D3, D4, D5) are connected to the IGBT's Gate and Emitter.
- Resistors:** Various resistors (RMC, RGL, RGH, Rca, Ran, RBlock, Rssd) are used for current limiting and signal conditioning.
- Capacitors:** Capacitors (C1, C2, C3, C4, C5) are used for decoupling and timing.

ACFJ-3439T is designed with high peak driving/sinking current capability for direct driving IGBT/MOSFET. Depending on the load gate charge and the requirement of ripple voltage during load switching, minimum capacitance for C1, C2, C3, C4, and C5 can be calculated. These capacitors serve as supplies decoupling capacitors as well as the local charge reservoir that provides the large transient charge necessary during load switching transition. Use a minimum capacitance of a 1- μ F low ESR ceramic capacitor for C1, C2, and C3 with a minimum voltage rating of 40V. For gate charging and discharging, use a minimum capacitance of a 10- μ F low ESR ceramic capacitor with a minimum voltage rating of 40V for C4 and 25V for C5.

Schottky diodes (D1, D2, and D3) are used to prevent VOUTP, VOUTN, and VE from going below VEE2 due to negative transient caused by parasitic inductance. These Schottky diodes can be omitted if the driver high-current path is well taken care of by proper layout design.

Operations and Functions

The operations and functions of the ACFJ-3439T smart gate driver are described in the following sections.

Output Controls and Status Flags

The secondary output state (VOUTP/CLAMP, VOUTN, and SSD) is controlled by the combination of V_{CC2} , LED current (I_F), and desaturation (DESAT) conditions. The status flags (/UVLO, /FAULT, and /GFAULT) at the primary side reflect the state of the circuit operation. Note that VCC1 provides power supply to the device's fault reporting mechanisms. If VCC1 is under voltage, all status flags are pulled to the low state. The secondary output drivers and protection functions (VOUTN, VOUTP, CLAMP, DESAT, and SSD) remain operational even when there is no VCC1 supply. The following table shows the logic truth table for these outputs. The logic level is defined by the respective threshold of each function pin.

Table 2: Output Controls and Status Flags

Condition	Inputs				Secondary Outputs			Status Flag		
	VCC1	VCC2	IF	DESAT Sense	VOUTP/CLAMP	VOUTN	SSD	/UVLO	/FAULT	/GFAULT
VCC1 UVLO	Low	High	Low	Not active	Low(CLAMP)	Low	High-Z	Low	Low	Low
	Low	High	High	Active (DESAT is not triggered)	High(VOUTP)	High-Z	High-Z	Low	Low	Low
VCC2 UVLO	High	Low	X ^a	Not active	Low(CLAMP)	Low	High-Z	Low	High	High
Desaturation Fault	High	High	Low	Not active	Low(CLAMP)	Low	High-Z	High	High	High
	High	High	High	Active (DESAT is triggered)	Low(CLAMP)	High-Z	Low	High	Low	High
Gate Fault	High	High	Low	Not active	High-Z(VOUTP) ^b	High ^b	High-Z	High	High	Low
	High	High	High	Active (DESAT is not triggered)	Low(VOUTP) ^c	High-Z ^c	High-Z	High	High	Low
Normal Switching	High	High	Low	Not active	Low(CLAMP)	Low	High-Z	High	High	High
	High	High	High	Active DESAT is not triggered)	High(VOUTP)	High-Z	High-Z	High	High	High

a. "X" means don't care.

b. When the LED input goes low, the status of the gate is checked via the VOUTP/CLAMP pin after the internal delay time, $t_{GFAULT(BLANKING)}$. If the VOUTP/CLAMP voltage level is higher than $V_{EE2} + 2V$ after the $t_{GFAULT(BLANKING)}$ time, /GFAULT is pulled to low.

c. When the LED input goes high, the status of the gate is checked via the VOUTN pin after the internal delay time, $t_{GFAULT(BLANKING)}$. If the VOUTN voltage level is lower than $V_{CC2} - 2V$ after the $t_{GFAULT(BLANKING)}$ time, /GFAULT is pulled to low.


DESAT Sense and Protection

The ACFJ-3439T DESAT pin monitors the drain-source voltage of the MOSFET or the collector-emitter voltage of the IGBT. When the MOSFET/IGBT goes into desaturation and these voltages exceed the predetermined threshold, V_{DESAT_TH} , the ACFJ-3439T triggers a local fault shutdown sequence through the SSD pin and slowly reduces the high over current to prevent damaging voltage spikes appearing across the MOSFET's drain-source or IGBT's collector-emitter. The desaturation fault is reported to the microcontroller through the isolated feedback channel (/FAULT pin) of the ACFJ-3439T. During the off state (no LED input) of the IGBT, the fault detect circuitry is disabled to prevent false "fault" signals.

During a Desaturation (or Short-Circuit) Condition

1. The DESAT terminal monitors the IGBT's V_{CE} or MOSFET's V_{DS} voltage.
2. When the voltage on the DESAT terminal exceeds 7.5V, the output drivers (V_{OUTP} and V_{OUTN}) go to the Hi-Z state and the SSD goes to the low state. The SSD pulls down the VGATE at a slow rate adjustable through resistor R_{SSD} .
3. The output drivers (V_{OUTP} and V_{OUTN}) ignore all PWM commands during mute time ($t_{DESAT(MUTE)}$).
4. The /FAULT output goes low, notifying the microcontroller of the desaturation fault condition.
5. The microcontroller takes appropriate action.
6. When $t_{DESAT(MUTE)}$ expires, the LED input must be kept low for a period of $t_{DESAT(RESET)}$ before the fault condition can be cleared. The /FAULT status will return to high, and the SSD output will return to the Hi-Z state.
7. If the LED input goes high during the $t_{DESAT(RESET)}$ time, the $t_{DESAT(RESET)}$ timing will be reset and the LED input must be kept low for another $t_{DESAT(RESET)}$ time before the fault condition can be cleared.
8. The output drivers (V_{OUTP} and V_{OUTN}) start to respond to LED input after the fault condition is cleared.

Figure 24: Circuit Behaviors during Desaturation (or Short-Circuit) Event



Desaturation Fault Detection Blanking Time

The DESAT fault detection circuitry must remain disabled for a short time period following the turn-on of the IGBT to allow the collector voltage to fall below the DESAT threshold. This time period, called the total DESAT blanking time, is controlled by both the internal DESAT blanking time ($t_{\text{DESAT(BLANKING)}}$) and the external blanking time. The external blanking time is determined by the internal charge current (I_{CHG}), the DESAT voltage threshold ($V_{\text{DESAT_TH}}$), and the external blanking capacitor (C_{BLANK}).


The total blanking time is calculated as follows:

$$t_{\text{BLANK}} = t_{\text{DESAT(BLANKING)}} + (C_{\text{BLANK}} \times V_{\text{DESAT_TH}} / I_{\text{CHG}})$$

Gate Driver and Miller Clamping

The gate driver is directly controlled by the LED current. When the LED current is driven high, the output of the ACFJ-3439T is capable of delivering a minimum 10A peak sourcing current to drive the IGBT's/MOSFET's gate. While the LED is switched off, the gate driver is able to sink a minimum of 10A peak current to switch the gate off fast. An additional Miller clamping pull-down transistor is activated when the output voltage reaches about 2V with respect to VEE2 to provide a low-impedance path to the Miller current as shown in the following figure.


Figure 25: Gate Drive Switching Behavior under Normal Conditions



Under-Voltage Lockout

Insufficient gate voltage to IGBT/MOSFET can increase the turn-on resistance of IGBT/MOSFET, resulting in a large power loss and IGBT/MOSFET damage due to high heat dissipation. The ACFJ-3439T constantly monitors the output power supply VCC2. When the output power supply is lower than the under-voltage lockout (UVLO) threshold, the gate driver output will shut off to protect IGBT/MOSFET from low-voltage bias. During power-up, the UVLO feature locks the gate driver output low to prevent unwanted turn-on at lower supply voltage.

Figure 26: Circuit Behavior at Power-Up, Power-Down, and UVLO



Gate Status Monitoring


The status of IGBT/MOSFET gate voltage is monitored by the output pins $V_{OUTP}/CLAMP$ and V_{OUTN} . The $/GFAULT$ output goes low when the gate voltage does not correspond to the LED input logic. The status of the gate is checked after a GFAULT sense blanking time ($t_{GFAULT(BLANKING)}$) to allow sufficient time for the gate to charge or discharge to its final level. $t_{GFAULT(BLANKING)}$ is internally fixed by the IC. There is no gate status check during the blanking time. Limiting the gate turn-on/off time within the $t_{GFAULT(BLANKING)}$ period is recommended. If the switching of gate voltage is slow with large external gate resistances and the gate rise or fall time exceeds the GFAULT sense blanking time ($t_{GFAULT(BLANKING)}$), users must add a delay in reading the status flag in the MCU to prevent false status reporting.

When the LED input logic goes high, gate voltage is sensed through the V_{OUTN} pin after the GFAULT sense blanking time ($t_{GFAULT(BLANKING)}$) expires. $/GFAULT$ output goes low if gate voltage is lower than $V_{CC2} - 2V$. On the other hand, when the LED input logic is low, gate voltage is sensed through the $V_{OUTP}/CLAMP$ pin after the GFAULT sense blanking time ($t_{GFAULT(BLANKING)}$) expires. $/GFAULT$ output goes low if gate voltage is higher than $V_{EE2} + 2V$. Note that V_{OUTP} and CLAMP functions share the same pin. The gate voltage is continuously monitored by the V_{OUTP} whether it is in the Hi-Z or CLAMP state when the LED input logic is low.

If a gate fault condition is detected, /GFAULT will go low for a period of 10 μ s. The /GFAULT flag status can be cleared after 10 μ s under two conditions stated as follows:

1. The LED input logic state changes, such as from low to high or from high to low.
2. The gate voltage follows LED input logic eventually, whereby gate voltage manages to cross the threshold of $V_{CC2} - 2V$ or $V_{EE2} + 2V$.

Figure 27: Circuit Behavior during Gate Status Monitoring



Printed Circuit Board Layout Recommendations


For optimal performance, take care when designing the layout of the printed circuit board (PCB).

Maintain adequate spacing between the high-voltage isolated circuitry and any input-referenced circuitry. Also maintain the same minimum spacing between two adjacent high-side isolated regions of the printed circuit board. Insufficient spacing reduces the effective isolation and increases parasitic coupling that will affect CMR performance.

The ACFJ-3439T is used for direct driving the power module. Due to the high peak current source and sink capability and fast switching transient, the placement and routing of supply bypass capacitors, the gate charging and discharging paths require special attention. Use planes for supply and ground, such as V_{CC2} and V_{EE2} planes. In addition, connect IC power pins, such as V_{CC2} (pin 18) and V_{EE2} (pins 14 and 15), directly to these planes using multiple via holes locally. Nevertheless, put effort into maintaining short, clean charging and discharging paths to minimize oscillation (noise) due to parasitic inductance in the high-current loop.

As for the input-side circuitry, use planes for supply and ground. Connect IC power supply V_{CC1} (pin 6), input-side ground V_{EE1} (pin 1), and the bypass capacitor locally to these planes through multiple via holes.

For thermal dissipation purposes, it is recommended to place a large copper area for top-layer V_{EE2} (pins 14 and 15) and connect the copper area with multiple via holes to the V_{EE2} plane at the bottom layer of the PCB as illustrated in the following figure.

Figure 28: Example of Recommended Layout

Copyright © 2022–2024 Broadcom. All Rights Reserved. The term “Broadcom” refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.