

Ordering Information

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape and Reel	IEC 60747-5-5	Quantity
ACFJ-332BT	-000E	SO-24	X		X	45 per tube
	-500E		X	X	X	850 per reel


To order, choose a part number from the part number column and combine it with the desired option from the option column to form an order entry.

Example: Specify ACFJ-332BT-500E to order the product comprised of an SO-24 surface-mount package in tape and reel packaging with the IEC 60747-5-5 Safety Approval and RoHS compliance.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

Package Outline Drawing

Figure 2: ACFJ-332BT Package Outline Drawing



NOTE:

- Dimensions are in millimeters (inches).
- Lead coplanarity = 0.10 mm (0.004 inches), Mold Flash on each side = 0.203 mm (0.008 inches) maximum. Customers should contact their PCB manufacturers for the solder-mask tolerance between and around signal pads.

Recommended PB-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

NOTE: Use non-halide flux.

Product Overview Description

The ACFJ-332BT (shown in [Figure 1](#)) is a dual-channel, high-speed, rail-to-rail output isolated MOSFET/IGBT gate driver in a compact SO-24 package. The ACFJ-332BT is designed with many enhanced features to enable seamless integration with control circuitry and support functional safety requirements.


It can operate over a wide input supply VDD1 range of 3V to 5.5V and driver output supply VDDA and VDDB range of 10V to 25V. Both input and output supplies have under-voltage lockout protection, whereby when UVLO protection is triggered, both output drivers (VOA and VOB) are pulled to low state. With the dead time control disabled, its respective input pins (VINA and VINB) can control the dual isolated output drivers independently without an external buffer, since the two input pins (VINA and VINB) are TTL and CMOS logic levels compatible. By connecting an external resistor to the DT pin, the dead time control feature is functional. The output drivers are now configured as a pair of half-bridge drivers, with desired dead time interval inserted between the two channels.

An enable (EN) logic control is integrated inside the ACFJ-332BT to allow hard shut down of the output drivers when it is pulled to a low state. When the enable pin is not connected, the ACFJ-332BT is disabled via an internal 500-k Ω resistor pull down to VSS1.

With the enhanced features offered by the ACFJ-332BT, it is ideal for use in gate driver applications that require flexibility in system integration and control, high common-mode noise immunity, active Miller current clamping, and high input-to-output isolation as well as channel-to-channel isolation.

Package Pinout and Descriptions

Figure 3: ACFJ-332BT Pin Configuration



Pin No.	Pin Name	Description
1	DNC	Do not connect externally. This pin is connect to the IC lead frame.
2	DNC	Do not connect externally. This pin is connect to the IC lead frame.
3	AN1	Input LED1 anode. For testing purpose, do not connect to the external circuit.
4	VDD1	Input positive power supply.
5	VINA	Input control signal for A-channel driver. VINA input is compatible to TTL/CMOS logic levels. This pin has an internal pull-down 500-k Ω resistor. Tie this pin to ground if it is not used.
6	EN	Input enable pin. A logic high input for at least 50 ns enables both A channel and B channel drivers. This pin has an internal pull-down 500-k Ω resistor.
7	VSS1	Input ground.
8	DT	Dead time input control. Connects a resistor (R_{DT}) between the DT pin and the VSS1 pin to adjust dead time according to the equation: t_{DT} in (ns) = $(8.9 \times R_{DT}) + 18$, R_{DT} in k Ω . Add a bypass ceramic capacitor of 0.1 μ F to the DT pin for noise filtering. If the DT feature is not in use, it must be tied to VDD1.
9	VINB	Input control signal for B-channel driver. VINB input is compatible to TTL/CMOS logic. This pin has an internal pull-down 500-k Ω resistor. Tie this pin to ground if it is not in use.
10	AN2	Input LED2 anode. For testing purpose, do not connect to the external circuit.
11	DNC	Do not connect externally. This pin is connected to the IC lead frame.
12	DNC	Do not connect externally. This pin is connected to the IC lead frame.
13	MCB	Miller clamp output for the B-channel driver. Connect the MCB pin to the VSSB pin if it is not in use.
14	VSSB	B-channel output ground.
15	VOB	B channel Gate drive output.
16	VDDB	B-channel positive power supply.
21	MCA	Miller clamp output for the A-channel driver. Connect the MCA pin to the VSSA pin if it is not in use.
22	VSSA	A-channel output ground.
23	VOA	A-channel Gate drive output.
24	VDDA	A-channel positive power supply.

Regulatory Information

The ACFJ-332BT is approved by the following organizations:

UL/cUL	UL 1577, component recognition program up to $V_{ISO} = 5000 V_{RMS}$
IEC/EN	IEC/EN 60747-5-5 Maximum working insulation voltage, $V_{IORM} = 1414 V_{PEAK}$ Highest allowable overvoltage, $V_{IOTM} = 8000 V_{PEAK}$

IEC/EN 60747-5-5 Insulation Characteristics

Description	Symbol	Characteristic	Unit
Insulation Classification per DIN VDE 0110/1.89, Table 1 For Rated Mains Voltage $\leq 600 V_{RMS}$ For Rated Mains Voltage $\leq 1000 V_{RMS}$		I – IV I – III	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	1414	V_{PEAK}
Input to Output Test Voltage, Method b ^a $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ second, Partial Discharge < 5 pC	V_{PR}	2652	V_{PEAK}
Input to Output Test Voltage, Method a ^a $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test, $t_m = 10$ seconds, Partial Discharge < 5 pC	V_{PR}	2262	V_{PEAK}
Highest Allowable Overvoltage ^a (Transient Overvoltage $t_{ini} = 60$ seconds)	V_{IOTM}	8000	V_{PEAK}
Safety-Limiting Values – maximum values allowed in the event of a failure ^b Case Temperature Input Current Output Power	T_S $I_{S,INPUT}$ $P_{S,OUTPUT}$	175 400 1200	$^{\circ}C$ mA mW
Insulation Resistance at T_S , $V_{IO} = 500V$	R_S	$> 10^9$	Ω

a. Refer to the optocoupler section of the *Isolation and Control Components Designer's Catalog*, under the Product Safety Regulation section IEC/EN 60747-5-5, for a detailed description of Method a and Method b partial discharge test profiles.

b. Isolation characteristics are guaranteed only within the safety maximum ratings that must be ensured by protective circuits in application. Surface-mount classification is Class A in accordance with CECC00802.

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Unit	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight-line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	400	Volts	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		II		Material Group (DIN VDE 0110).

Absolute Maximum Ratings

Unless otherwise specified, all voltages at input IC reference to V_{SS1} , all voltages at A-channel output IC reference to V_{SSA} , and all voltages at B-channel output IC reference to V_{SSB} .

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T_S	-55	150s	°C	
Operating Temperature	T_A	-40	125	°C	
IC junction Temperature	T_J	—	150	°C	
Input Supply Voltage	V_{DD1}	-0.3	6	V	
Input Control Signal Voltage	V_{IN_A}, V_{IN_B}	-0.3	6	V	
Input Enable Voltage	V_{EN}	-0.3	6	V	
Dead Time Control Input Voltage	V_{DT}	-0.3	6	V	
Output Supply Voltage	V_{DDA}, V_{DDB}	-0.3	30	V	
Output Driver Voltage	V_{OA}, V_{OB}	-0.3	30	V	
Miller Clamp Voltage	V_{MCA}, V_{MCB}	-0.3	30	V	
Peak Output Current	$ I_{OA} , I_{OB} $	—	4	A	a
Peak Miller Clamp Current	$ I_{MCA} , I_{MCB} $	—	4	A	a
Channel-to-Channel Internal Isolation Voltage	$ V_{SSA} - V_{SSB} $	—	1414	V	
Input IC Power Dissipation	P_{IN}	—	150	mW	b
Output IC Power Dissipation (one channel)	P_{OUTA}, P_{OUTB}	—	400	mW	c
Total Power Dissipation	P_{TOTAL}	—	950	mW	d
ESD Immunity	$ V_{ESD} $	—	4000	V	e
		—	2000	V	f

- Maximum pulse width = 1 μ s, maximum duty = 0.7%. Operation conditions must not exceed the maximum IC junction temperature of $T_{J(max)} = 150^\circ\text{C}$.
- Input IC power dissipation is derated linearly above 105°C from 150 mW to 100 mW at 125°C for the high effective thermal conductivity board. For the low effective thermal conductivity board, input IC power dissipation is derated linearly above 105°C from 150 mW to 70 mW at 125°C . See [Thermal Resistance Model for ACFJ-332BT](#) for details.
- Each channel output IC power dissipation is limited to 400 mW. Output IC power dissipation is derated linearly above 105°C from 400 mW to 320 mW at 125°C for the high effective thermal conductivity board. For the low effective thermal conductivity board, output IC power dissipation is derated linearly above 105°C from 400 mW to 240 mW at 125°C . The PCB thermal resistance characteristic has to be considered so as not to exceed absolute maximum rating. See [Thermal Resistance Model for ACFJ-332BT](#) for details.
- Total power dissipation is derated linearly above 105°C from 950 mW to 740 mW at 125°C for the high effective thermal conductivity board. For the low effective thermal conductivity board, the total IC power dissipation is derated linearly above 105°C from 950 mW to 550 mW at 125°C . See [Thermal Resistance Model for ACFJ-332BT](#) for details.
- Human Body Model (HBM) per AEC Q100-002. Class: C3A.
- Charge Device Model (CDM) per AEC Q100-011, all pins. Class: C3.

Recommended Operating Conditions

Unless otherwise specified, all voltages at input IC reference to V_{SS1} , all voltages at A-channel output IC reference to V_{SSA} and all voltages at B-channel output IC reference to V_{SSB} .

Parameter	Symbol	Min.	Max.	Unit	Note
Operating Temperature	T_A	-40	125	°C	
Input Supply Voltage	V_{DD1}	3	5.5	V	
Output Supply Voltage	V_{DDA}, V_{DDB}	10	25	V	
Dead Time Resistor Range	R_{DT}	10	62	k Ω	a
Input IC Supply Decoupling Capacitor	C_{VDD1}	1	—	μ F	b
Output IC Supply Decoupling Capacitor	C_{VDDA}, C_{VDDB}	10	—	μ F	c
Minimum Input Pulse Width	$t_{ON(VINA)}, t_{ON(VINB)}$	50	—	ns	d

- The dead time (t_{DT}) range is programmable from 110 ns to 572 ns using this formula: t_{DT} in (ns) = $(8.9 \times R_{DT}) + 18$, R_{DT} in k Ω .
- Connect the input supply decoupling capacitor between V_{DD1} to V_{SS1} .
- Connect the output supply decoupling capacitor between V_{DDA} to V_{SSA} and V_{DDB} to V_{SSB} .
- Minimum input pulse width for a guarantee output pulse under no load conditions.

Electrical and Switching Specifications

Unless otherwise specified, all minimum and maximum specifications are at recommended operating conditions; all voltages at input IC reference to V_{SS1} , all voltages at A-channel output IC reference to V_{SSA} and all voltages at B-channel output IC reference to V_{SSB} . All typical values at $T_A = 25^\circ\text{C}$, $V_{DD1} - V_{SS1} = 3.3\text{V}$ or 5V , $V_{DDA} - V_{SSA} = 15\text{V}$, $V_{DDB} - V_{SSB} = 15\text{V}$. The DT pin is tied to V_{DD1} (DT disabled), except for the t_{DT} test.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
DC Specifications								
Supply Current								
Input Supply Current (Quiescent)	I_{VDD1}	—	1.5	2.7	mA	$V_{IN_A} = 0\text{V}, V_{IN_B} = 0\text{V}$	24	
Input Supply Current at Operation (per channel)	I_{VDD1_SW}	—	6.3	—	mA	$f = 200\text{ kHz}$, Duty cycle = 50%		
Output Supply Current (Quiescent per channel)	I_{VDDA}, I_{VDDB}	—	4	5.9	mA	$V_{IN_A} = 0\text{V}, V_{IN_B} = 0\text{V}$	25	
Output Supply Current at Operation (per channel)	I_{VDDA_SW}, I_{VDDB_SW}	—	4.4	—	mA	$f = 200\text{ kHz}$, Duty cycle = 50%, No load		
V_{DD1} UVLO Threshold								
V_{DD1} UVLO Threshold Voltage, Low to High	V_{UV1_TH+}	2.4	2.7	2.95	V			
V_{DD1} UVLO Threshold Voltage, High to Low	V_{UV1_TH-}	2.2	2.5	2.75	V			
V_{DD1} UVLO Hysteresis	V_{UV1_HYS}	—	0.2	—	V			

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
V_{DDA} and V_{DDB} UVLO Threshold (8V UVLO Version)								
V _{DDA} and V _{DDB} UVLO Threshold Voltage, Low to High	V _{UVLOA_TH+} , V _{UVLOB_TH+}	8.1	8.6	9.1	V		16	
V _{DDA} and V _{DDB} UVLO Threshold Voltage, High to Low	V _{UVLOA_TH-} , V _{UVLOB_TH-}	7.1	7.6	8.1	V		16	
V _{DDA} and V _{DDB} UVLO Hysteresis	V _{UVLOA_HYS} , V _{UVLOB_HYS}	—	1.0	—	V		17	
Input Control Threshold (VIN_A, VIN_B, EN)								
Input Control High Threshold Voltage	VIN _{AH} , VIN _{BH}	2	—	—	V		18	
Input Control Low Threshold Voltage	VIN _{AL} , VIN _{BL}	—	—	0.8	V		19	
Enable High Threshold Voltage	V _{ENH}	2	—	—	V		22	
Enable Low Threshold Voltage	V _{ENL}	—	—	0.8	V		23	
Gate Driver Output (V_{OA}, V_{OB})								
Output High Peak Sourcing Current	I _{OA} H, I _{OB} H	—	-4.0	-2.5	A	V _{DDA} - V _{OA} = 15V, V _{DDB} - V _{OB} = 15V		a
Output Low Peak Sinking Current	I _{OA} L, I _{OB} L	2.4	4.0	—	A	V _{OA} - V _{SSA} = 15V, V _{OB} - V _{SSB} = 15V		a
Output High Transistor on Resistance, R _{DS(ON)}	R _{OA} H, R _{OB} H	—	15	—	Ω	I _{OA} = -10 mA, I _{OB} = -10 mA		
Output Low Transistor on Resistance, R _{DS(ON)}	R _{OA} L, R _{OB} L	—	1.2	—	Ω	I _{OA} = 10 mA, I _{OB} = 10 mA		
High Level Output Voltage	V _{OA} H, V _{OB} H	—	V _{DDA,B} - 0.15	—	V	I _{OA} = -10 mA, I _{OB} = -10 mA		
Low Level Output Voltage	V _{OA} L, V _{OB} L	—	0.01	—	V	I _{OA} = 10 mA, I _{OB} = 10 mA		
Clamp Parameters								
Clamp Threshold Voltage	V _{MCA_TH} , V _{MCB_TH}	1.5	1.8	2.1	V			
Clamp Low Peak Sinking Current	I _{MCA} L, I _{MCB} L	1.0	2.2	—	A	V _{MCA} = V _{SSA} + 3.5V, V _{MCB} = V _{SSB} + 3.5V		

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Fig.	Note
AC Specifications								
V_{DD1} – V_{SS1} = 5V						R _g (external) = 4.7Ω, C _{load} = 2.2 nF, f = 200 kHz, Duty cycle = 50%, V _{DDA,B} = 15V		
Propagation Delay Time from VIN _{A,B} to V _{OA,B} , Low to High (per channel)	t _{PLH}	—	35	65	ns			
Propagation Delay Time from VIN _{A,B} to V _{OA,B} , High to Low (per channel)	t _{PHL}	—	40	65	ns			
V_{DD1} – V_{SS1} = 3.3V								
Propagation Delay Time from VIN _{A,B} to V _{OA,B} , Low to High (per channel)	t _{PLH}	—	40	70	ns			
Propagation Delay Time from VIN _{A,B} to V _{OA,B} , High to Low (per channel)	t _{PHL}	—	43	70	ns			
V_{DD1} – V_{SS1} = 3.3V or 5V								
Pulse Width Distortion (t _{PHL} – t _{PLH})	PWD	–22	—	22	ns			b
Dead Time Distortion Caused by Any Two Parts (t _{PLH} – t _{PHL})	DTD	–26	—	26	ns			c
Channel-to-Channel Skew	t _{CSK}	–15	—	15	ns			d
Output 20% to 80% Rise Time (per channel)	t _R	—	10	17	ns			
Output 80% to 20% Fall Time (per channel)	t _F	—	10	18	ns			
Output High Level Common Mode Transient Immunity	CM _H	150	—	—	kV/μs	VIN _A = VIN _B = 5V V _{CM} = 1500V T _A = 25°C, V _{DDA,B} = 15V		e
Output Low Level Common Mode Transient Immunity	CM _L	150	—	—	kV/μs	VIN _A = VIN _B = 0V V _{CM} = 1500V, T _A = 25°C V _{DDA,B} = 15V		f
Dead Time Programming (Design Value Set by R_{DT})								
Dead Time	t _{DT}	Overlap Determined by VIN _A and VIN _B				DT Pin Tied to V _{DD1}		
		—	110	—	ns	R _{DT} = 10 kΩ		g
		—	572	—	ns	R _{DT} = 62 kΩ		g

- Short circuit pulsed current at V_{DD} – V_{SS} = 15V and pulse duration less than 1 μs.
- Pulse width distortion (PWD) is defined as t_{PHL} – t_{PLH} for any given device.
- Dead time distortion (DTD) is defined as t_{PLH} – t_{PHL} between any two parts under the same test condition. A negative DTD reduces original system dead time, while a positive DTD increases original system dead time.
- Channel-to-channel skew (t_{CSK}) is defined as propagation delay difference between two channels under the same test conditions.
- Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM}, to ensure that the output will remain in the high state (that is, V_O > 12V).
- Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM}, to ensure that the output will remain in a low state (that is, V_O < 1.0V).
- Dead time is measured at the gate driver outputs, V_{OA} and V_{OB}. The measured dead time value includes the effect of dead time distortion (DTD): t_{DT} in (ns) = (8.9 × R_{DT}) + 18, R_{DT} in kΩ.

Package Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Input-Output Momentary Withstand Voltage	V_{ISO}	5000	—	—	V_{RMS}	$RH < 50\%$, $t = 1 \text{ minute}$ $T_A = 25^\circ\text{C}$	a, b, c
Resistance (Input-Output)	R_{I-O}	—	10^{14}	—	Ω	$V_{I-O} = 500 \text{ Vdc}$	c
Capacitance (Input-Output)	C_{I-O}	—	0.9	—	pF	$f = 1 \text{ MHz}$	

- In accordance with UL1577, each optocoupler is proof-tested by applying an insulation test voltage $\geq 6000 V_{RMS}$ for 1 second.
- The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage, ratings refer to your equipment level safety specification or the [IEC/EN 60747-5-5 Insulation Characteristics](#) table.
- Device is consider as a two-terminal device: pins 1 to 12 shorted together and pins 13 to 24 shorted together.

Parameter Measurements

Figure 4 depicts the test setup to measure the gate driver's propagation delay. These settings correlate to the loading effects found in most automotive applications.

Figure 4: Propagation Delay Measurement Test Setup




Figure 5 shows the propagation delay measurements and reference waveforms with dead time feature disabled from the test setup shown in Figure 4.

Figure 5: Propagation Delay Waveforms with Dead Time Disabled (DT Is Tied to VDD1)




Figure 6 shows the 20% to 80% rise and fall time measurement.

Figure 6: Rise and Fall Time Measurement



The common mode rejection test circuitries are shown in the following figures. Both CMR High (Figure 7) and Low (Figure 8) V_O are probed in the presence of V_{CM} at 1500V.

Figure 7: CMR V_O High Test Circuit






Figure 8: CMR V_O Low Test Circuit



Thermal Resistance Model for ACFJ-332BT

The diagram for measurement is shown in Figure 9. This is a multichip package with five heat sources. The effect of heating of one die due to the adjacent dice are considered by applying the theory of linear superposition. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated and all the dice temperatures are recorded and so on, until the fifth die is heated. With the known ambient temperature, die junction temperature, and power dissipation, the resultant thermal resistance can then be determined. The thermal resistance calculation can be casted into a 5-by-5 matrix form from the five heat sources.

Figure 9: Diagram of ACFJ-332BT for Thermal Resistance Model



Definitions

R11: Thermal Resistance of Die1 due to heating of Die1 (°C/W)

R12: Thermal Resistance of Die1 due to heating of Die2 (°C/W)

R13: Thermal Resistance of Die1 due to heating of Die3 (°C/W)

R14: Thermal Resistance of Die1 due to heating of Die4 (°C/W)

R15: Thermal Resistance of Die1 due to heating of Die5 (°C/W)

R21: Thermal Resistance of Die2 due to heating of Die1 (°C/W)

R22: Thermal Resistance of Die2 due to heating of Die2 (°C/W)

R23: Thermal Resistance of Die2 due to heating of Die3 (°C/W)

R24: Thermal Resistance of Die2 due to heating of Die4 (°C/W)

R25: Thermal Resistance of Die2 due to heating of Die5 (°C/W)

R31: Thermal Resistance of Die3 due to heating of Die1 (°C/W)

R32: Thermal Resistance of Die3 due to heating of Die2 (°C/W)

R33: Thermal Resistance of Die3 due to heating of Die3 (°C/W)

R34: Thermal Resistance of Die3 due to heating of Die4 (°C/W)

R35: Thermal Resistance of Die3 due to heating of Die5 (°C/W)

R41: Thermal Resistance of Die4 due to heating of Die1 (°C/W)

R42: Thermal Resistance of Die4 due to heating of Die2 (°C/W)

R43: Thermal Resistance of Die4 due to heating of Die3 (°C/W)

R44: Thermal Resistance of Die4 due to heating of Die4 (°C/W)

R45: Thermal Resistance of Die4 due to heating of Die5 (°C/W)

R51: Thermal Resistance of Die5 due to heating of Die1 (°C/W)

R52: Thermal Resistance of Die5 due to heating of Die2 (°C/W)

R53: Thermal Resistance of Die5 due to heating of Die3 (°C/W)

R54: Thermal Resistance of Die5 due to heating of Die4 (°C/W)

R55: Thermal Resistance of Die5 due to heating of Die5 (°C/W)

P1: Power dissipation of Die1 (W)

P2: Power dissipation of Die2 (W)

P3: Power dissipation of Die3 (W)

P4: Power dissipation of Die4 (W)

P5: Power dissipation of Die5 (W)

T1: Junction temperature of Die1 due to heat from all dice (°C)

T2: Junction temperature of Die2 due to heat from all dice (°C)

T3: Junction temperature of Die3 due to heat from all dice (°C)

T4: Junction temperature of Die4 due to heat from all dice (°C)

T5: Junction temperature of Die5 due to heat from all dice (°C)

T_A: Ambient temperature (°C)

ΔT1: Temperature difference between Die1 junction and ambient (°C)

ΔT2: Temperature difference between Die2 junction and ambient (°C)

ΔT3: Temperature difference between Die3 junction and ambient (°C)

ΔT4: Temperature difference between Die4 junction and ambient (°C)

ΔT5: Temperature difference between Die5 junction and ambient (°C)

Equation 1:

$$T1 = (R11 \times P1 + R12 \times P2 + R13 \times P3 + R14 \times P4 + R15 \times P5) + T_A$$

Equation 2:

$$T2 = (R21 \times P1 + R22 \times P2 + R23 \times P3 + R24 \times P4 + R25 \times P5) + T_A$$

Equation 3:

$$T3 = (R31 \times P1 + R32 \times P2 + R33 \times P3 + R34 \times P4 + R35 \times P5) + T_A$$

Equation 4:

$$T4 = (R41 \times P1 + R42 \times P2 + R43 \times P3 + R44 \times P4 + R45 \times P5) + T_A$$

Equation 5:

$$T5 = (R51 \times P1 + R52 \times P2 + R53 \times P3 + R54 \times P4 + R55 \times P5) + T_A$$

Measurement Data

Measurement is done on both Low effective thermal conductivity test board (according to JESD51-3) and on High effective thermal conductivity test board (according to JESD51-7).

Table 1: Test Board Thermal Conductivity Measurement Data





Test Board Type	Test Board Conditions	Thermal Resistance	Power Dissipation Derating Chart
High Effective Thermal Conductivity Board 	Four-layer board that embodies two signal layers, a power plane, and a ground plane. Outer layer copper thickness: 2 oz. Inner layers copper thickness: 1 oz. Board size: 76.2mm × 76.2mm	R11: 191.5°C/W R12: 39.3°C/W R13: 38.8°C/W R14: 16.5°C/W R15: 22.3°C/W R21: 40.9°C/W R22: 202.7°C/W R23: 48.5°C/W R24: 23.8°C/W R25: 18.6°C/W R31: 38.8°C/W R32: 48.5°C/W R33: 46.1°C/W R34: 16.2°C/W R35: 17.0°C/W R41: 20.5°C/W R42: 29.1°C/W R43: 18.8°C/W R44: 57.1°C/W R45: 14.3°C/W R51: 28.8°C/W R52: 21.8°C/W R53: 19.9°C/W R54: 14.3°C/W R55: 56.4°C/W	Figure 10: Power Derating Chart Based on High Effective Thermal Conductivity  <p>NOTE:</p> <ul style="list-style-type: none"> Output IC power dissipation is derated linearly 4 mW/°C above 105°C from 400 mW to 320 mW at 125°C. Input ICs power dissipation is derated linearly 2.5 mW/°C above 105°C from 150 mW to 100 mW at 125°C.

Table 1: Test Board Thermal Conductivity Measurement Data (Continued)

Test Board Type	Test Board Conditions	Thermal Resistance	Power Dissipation Derating Chart
Low Effective Thermal Conductivity Board 	Single-layer board for signal. Outer layer copper thickness: 2 oz. Board size: 76.2mm × 76.2mm	R11: 224.9°C/W R12: 73.24°C/W R13: 64.15°C/W R14: 37.9°C/W R15: 47.49°C/W R21: 82.28°C/W R22: 239.8°C/W R23: 64.38°C/W R24: 47.15°C/W R25: 40.8°C/W R31: 64.15°C/W R32: 64.38°C/W R33: 70.91°C/W R34: 36.56°C/W R35: 38.56°C/W R41: 50.49°C/W R42: 60.8°C/W R43: 39.19°C/W R44: 91.58°C/W R45: 34.8°C/W R51: 62.22°C/W R52: 48.62°C/W R53: 48.38°C/W R54: 33.75°C/W R55: 86.64°C/W	Figure 11: Power Derating Chart Based on Low Effective Thermal Conductivity  <p>NOTE:</p> <ul style="list-style-type: none"> Output IC power dissipation is derated linearly 8 mW/°C above 105°C from 400 mW to 240 mW at 125°C. Input ICs' power dissipation is derated linearly 4 mW/°C above 105°C from 150 mW to 70 mW at 125°C.

Notes on Thermal Calculation

The application and environmental design for the ACFJ-332BT must ensure that the junction temperature of the internal ICs and LEDs within the gate driver's optocoupler do not exceed 150°C. The following examples are based on a typical circuit shown in [Figure 33](#) for the estimation of maximum power dissipation and the corresponding effect on junction temperatures. This thermal calculation can be used as a reference for thermal comparison only between the actual application board layout and the PCB board according to JESD51-7. The actual power dissipation achievable will depend on the application environment (PCB layout, airflow, part placement, and so on). The following examples can be used as a reference for thermal performance comparison under the specified PCB layout as shown in [Table 1](#).

Calculation of Input LED Power Dissipation, P1 and P2

$$\text{Input LED Power Dissipation (P1)} = I_{F(\text{LED, Recommended Max.})} \times V_{F(\text{LED, 125}^\circ\text{C})} \times \text{Duty Cycle}$$

Example:

$$P1 = 10 \text{ mA} \times 1.85\text{V} \times 50\% \text{ duty cycle} = 9 \text{ mW}$$

$$P2 = P_1 = 9 \text{ mW}$$

Calculation of Input IC Power Dissipation, P3

Example:

$$\text{Input IC Power Dissipation, P3} = I_{V_{DD1}(\text{Max.})} \times V_{DD1(\text{Recommended Max.})}$$

$$= 2.7 \text{ mA} \times 5.5\text{V}$$

$$= 15 \text{ mW}$$

1. By design.

Calculation of Output IC Power Dissipation, P₄ or P₅

Example:

Output IC Power Dissipation:

$$P_{4,5} = P_{O(Static)} + P_{HS} + P_{LS} + P_{MC}$$

- $Q_{G|21V}$: MOSFET gate charge at 21V supply voltage (0.15 μ C)
- $Q_{G|2.5V}$: MOSFET gate charge at 2.5V supply voltage (0.04 μ C)
- f_{PWM} : Input LED switching frequency (150 kHz)
- R_G : External gate charging resistance (6 Ω)
- $R_{DS,OL(MAX)}$: By design, maximum low side output impedance (2 Ω)
- $R_{DS,OH(MAX)}$: By design, maximum high side output impedance (2 Ω)
- $V_{THCLAMP(MAX)}$: Maximum Clamp Threshold Voltage (2.1V)
- $R_{DS,MC(MAX)}$: By design, maximum internal clamp resistance (2 Ω)
- R_{MC} : External clamp resistance (1 Ω)

$P_{O(Static)}$: Static power dissipated by the output IC

$$\begin{aligned} &= I_{VDD} \times V_{DD} \\ &= 5.9 \text{ mA}_{(Data Sheet Max.)} \times 21V \\ &= 124 \text{ mW} \end{aligned}$$

P_{HS} : High Side PMOS Switching Power Dissipation at V_O pin

$$\begin{aligned} &= (V_{DD} \times Q_{G|21V} \times f_{PWM}) \times R_{DS,OH(MAX)} / (R_{DS,OH(MAX)} + R_G) / 2 \\ &= (21V \times 0.15 \mu\text{C} \times 150 \text{ kHz}) \times 2 / (2 + 6) / 2 \\ &= 59 \text{ mW} \end{aligned}$$

P_{LS} : Low Side Switching Power Dissipation at V_O pin

$$\begin{aligned} &= (V_{DD} \times Q_{G|21V} \times f_{PWM}) \times R_{DS,OL(MAX)} / (R_{DS,OL(MAX)} + R_G) / 2 \\ &= (21V \times 0.15 \mu\text{C} \times 150 \text{ kHz}) \times 2 / (2 + 6) / 2 \\ &= 59 \text{ mW} \end{aligned}$$

P_{MC} : Miller Clamp NMOS Switching Power Dissipation

$$\begin{aligned} &= (V_{THCLAMP(MAX)} \times Q_{G|2.5V} \times f_{PWM}) \times R_{DS,MC(MAX)} / \\ &\quad (R_{DS,MC(MAX)} + R_{MC}) / 2 \\ &= (2.1V \times 0.04 \mu\text{C} \times 150 \text{ kHz}) \times 2 / (2 + 1) / 2 \\ &= 4.2 \text{ mW} \end{aligned}$$

$P_{4,5}$: Output IC Power Dissipation

$$\begin{aligned} &= P_{O(Static)} + P_{HS} + P_{LS} + P_{MC} \\ &= 124 \text{ mW} + 59 \text{ mW} + 59 \text{ mW} + 4.2 \text{ mW} \\ &= 246 \text{ mW} \end{aligned}$$

Junction Temperature Calculation for High Thermal Conductivity Board, $T_A = 125^\circ\text{C}$

Example:

- Input LED1 Junction Temperature, **T1**

$$\begin{aligned} &= (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4 + R_{15} \times P_5) + 125^\circ\text{C} \\ &= (191.5^\circ\text{C/W} \times 9 \text{ mW}) + (39.3^\circ\text{C/W} \times 9 \text{ mW}) + (38.8^\circ\text{C/W} \times 15 \text{ mW}) + (16.5^\circ\text{C/W} \times 246 \text{ mW}) + (22.3^\circ\text{C/W} \times 246 \text{ mW}) + 125^\circ\text{C} \\ &= 137^\circ\text{C} < T_J \text{ (absolute max.) of } 150^\circ\text{C} \end{aligned}$$
- Input LED2 Junction Temperature, **T2**

$$\begin{aligned} &= (R_{21} \times P_1 + R_{22} \times P_2 + R_{23} \times P_3 + R_{24} \times P_4 + R_{25} \times P_5) + 125^\circ\text{C} \\ &= (40.9^\circ\text{C/W} \times 9 \text{ mW}) + (202.7^\circ\text{C/W} \times 9 \text{ mW}) + (48.5^\circ\text{C/W} \times 15 \text{ mW}) + (23.8^\circ\text{C/W} \times 246 \text{ mW}) + (18.6^\circ\text{C/W} \times 246 \text{ mW}) + 125^\circ\text{C} \\ &= 138^\circ\text{C} < T_J \text{ (absolute max.) of } 150^\circ\text{C} \end{aligned}$$
- Input IC Junction Temperature, **T3**

$$\begin{aligned} &= (R_{21} \times P_1 + R_{22} \times P_2 + R_{23} \times P_3 + R_{24} \times P_4 + R_{25} \times P_5) + 125^\circ\text{C} \\ &= (38.8^\circ\text{C/W} \times 9 \text{ mW}) + (48.5^\circ\text{C/W} \times 9 \text{ mW}) + (46.1^\circ\text{C/W} \times 15 \text{ mW}) + (16.2^\circ\text{C/W} \times 246 \text{ mW}) + (17^\circ\text{C/W} \times 246 \text{ mW}) + 125^\circ\text{C} \\ &= 135^\circ\text{C} < T_J \text{ (absolute max.) of } 150^\circ\text{C} \end{aligned}$$
- Output IC Junction Temperature, **T4**

$$\begin{aligned} &= (R_{41} \times P_1 + R_{42} \times P_2 + R_{43} \times P_3 + R_{44} \times P_4 + R_{45} \times P_5) + 125^\circ\text{C} \\ &= (20.5^\circ\text{C/W} \times 9 \text{ mW}) + (29.1^\circ\text{C/W} \times 9 \text{ mW}) + (18.8^\circ\text{C/W} \times 15 \text{ mW}) + (57.1^\circ\text{C/W} \times 246 \text{ mW}) + (14.3^\circ\text{C/W} \times 246 \text{ mW}) + 125^\circ\text{C} \\ &= 143^\circ\text{C} < T_J \text{ (absolute max.) of } 150^\circ\text{C} \end{aligned}$$
- Output IC Junction Temperature, **T5**

$$\begin{aligned} &= (R_{41} \times P_1 + R_{42} \times P_2 + R_{43} \times P_3 + R_{44} \times P_4 + R_{45} \times P_5) + 125^\circ\text{C} \\ &= (28.8^\circ\text{C/W} \times 9 \text{ mW}) + (21.8^\circ\text{C/W} \times 9 \text{ mW}) + (19.9^\circ\text{C/W} \times 15 \text{ mW}) + (14.3^\circ\text{C/W} \times 246 \text{ mW}) + (56.4^\circ\text{C/W} \times 246 \text{ mW}) + 125^\circ\text{C} \\ &= 143^\circ\text{C} < T_J \text{ (absolute max.) of } 150^\circ\text{C} \end{aligned}$$

NOTE: Junction temperature of **T1**, **T2**, **T3**, **T4**, and **T5** must not exceed 150°C at any given ambient temperature T_A .

Typical Performance Plots

$T_A = 25^\circ\text{C}$, $V_{DD_{A,B}} - V_{SS_{A,B}} = 15\text{V}$. With capacitance load of 2.2 nF, unless otherwise noted.

Figure 12: t_{pLH} vs Temperature




Figure 13: t_{pHL} vs Temperature




Figure 14: Pulse Width Distortion vs Temperature




Figure 15: Channel-to-Channel Skew vs Temperature




Figure 16: $UVLO_{A,B}$ Threshold vs Temperature




Figure 17: $UVLO_{A,B}$ Hysteresis vs Temperature




Figure 18: VIN High Threshold vs Temperature




Figure 19: VIN Low Threshold vs Temperature




Figure 20: VIN Hysteresis vs Temperature




Figure 21: Enable Low Threshold vs Temperature




Figure 22: Enable High Threshold vs Temperature




Figure 23: Enable Hysteresis vs Temperature




Figure 24: I_{VDD1} Quiescent Current vs Temperature




Figure 25: $I_{VDDA,B}$ Quiescent Current vs Temperature




Figure 26: I_{VDD1} vs V_{IN_A} & V_{IN_B} Input Switching Frequency




Figure 27: $I_{VDDA,B}$ vs V_{IN_A} & V_{IN_B} Input Switching Frequency




Figure 28: I_{OL} vs V_O




Figure 29: I_{OH} vs ($V_{DD} - V_O$)




Figure 30: Channel A Dead Time vs. Temperature






Figure 31: Dead Time Matching vs. Temperature



Typical Application Circuit

Figure 32: ACFJ-332BT Typical Application Circuit



NOTE: Component value is subject to change based on applications conditions.

VDD1, VDDA, and VDDB Supply Pins

A low ESR 1-μF ceramic capacitor with minimum voltage ratings of 6.5V is recommend for VDD1 to VSS1 decoupling capacitors.

For VDDA to VSSA and VDDB to VSSB, a pair of ceramic decoupling capacitors with low ESR of 100 nF and 10 μF are connected in parallel. During the dynamic load switching transition, a large transient charge from ACFJ-332BT is drawn from the decoupling capacitors to drive the output capacitive load. Depending on the load gate charge and ripple voltage tolerance during load switching, the minimum capacitance values can be adjusted accordingly.

EN Input Pin

Direct connection to TTL/CMOS compatible logic level devices or connect with a current-limiting resistor.

DT Pin

A pair of fixed resistor (R_{DT}) and a bypass ceramic capacitor (C_{DT}) of 0.1 μ F are recommended to connect close to the DT and VSS1 pin.

The C_{DT} is for noise filtering, while the R_{DT} will insert dead time into the dual output channels, according to the following equation: t_{DT} in (ns) = $(8.9 \times R_{DT}) + 18$, R_{DT} in k Ω .

Connect the DT pin to VDD1 if dead time is not in use.

VINA and VINB Input Pins

Direct connection to TTL/CMOS compatible logic level devices to a pair of PWM input. A first-order RC filter between PWM input and VIN, with $R_{INA,B}$ in the range of 0 Ω to 100 Ω , and C_{INA} and C_{INB} in the range of 33 pF to 100 pF is recommended for noise filtering.

VOA, VOB, MCA, and MCB Output Pins

External gate resistors are connected to the $VO_{A,B}$ pins to limit the peak gate current, skew the IGBT/MOSFET rise/fall times, and dissipate the gate driver's output power. The designer should size the external gate resistor so that the output peak current does not exceed the absolute maximum ratings.

Example:

Given $VDDA - VSSA = 12V$:


- Assume sourcing -2.5A out from ACFJ-332BT.
- Assume sinking 4A into ACFJ-332BT.

$R_{OAH} = 1.2\Omega(R_{NMOS}) \parallel 15\Omega$, $R_{OAL} = 1.2\Omega$, wherein R_{NMOS} is equal to R_{OAL}

- Minimum external gate turn-on resistor = $(VDDA - VSSA)/I_{OAH(PEAK)} - R_{OAH} = (12V/2.5A) - 1.1\Omega = 3.7\Omega$
- Minimum external gate turn-off resistor = $(VDDA - VSSA)/I_{OAL(PEAK)} - R_{OAL} = (12V/4A) - 1.2\Omega = 1.8\Omega$
- This example excludes the IGBT/MOSFET internal gate resistance.
- Similar calculation applies to channel B.

For MCA and MCB pins, use an external resistor value in the range of 0.5 Ω to less than 1 Ω .

Figure 33: Example ACFJ-332BT Gate Driver Circuit with Silicon MOSFET Application Circuit Diagram



NOTE:

1. 8.3-mm creepage and 400V CTI SO-24 can address basic insulation of 650 V_{RMS} with pollution degree 2.
2. 3.5-mm separation between two live parts of the SO-24 can address functional isolation up to 650 V_{RMS} with pollution degree 2.

Description of Operations and Functions

Input Control and Output Truth Table

Table 2 depicts all the possible input state transitions and the resultant outputs.

NOTE: 'x' – do not care state; 'H' – High; 'L' – Low; 'A' – Active¹; and 'I' – Inactive².


1. The Dead Time insertion function is enabled, and the DT pin is connected to an external R_{DT} referenced to VSS1. The DT pin *cannot* be connected to VSS1 directly.
2. The Dead Time is inactive by the connected DT pin to a high state (tied to VDD1). When DT is inactive, overlap of both output drivers' logic is allowed.

Table 2: Input and Output Control Truth Table

Input							Gate Input		Notes
VDD1	EN	DT	VINA	VINB	VDDA	VDDB	VOA	VOB	
> 2.5V	H	A	L	L	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	L	Output transition – High to Low occurs after internal dead time expires.
> 2.5V	H	A	L	H	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	H	Output transition – Low to High occurs after internal dead time expires.
> 2.5V	H	A	H	L	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	H	L	Output transition – Low to High occurs after internal dead time expires.
> 2.5V	H	A	H	H	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	L	Invalid state. Both outputs are pulled to low state.
> 2.5V	H	I	L	L	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	L	DT is disabled. Immediate Output transition.
> 2.5V	H	I	L	H	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	H	
> 2.5V	H	I	H	L	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	H	L	
> 2.5V	H	I	H	H	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	H	H	
> 2.5V	L	x	x	x	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	L	Driver is disabled. Both outputs are pulled to low state.
< 2.5V	x	x	x	x	$> V_{UVLOA_TH+}$	$> V_{UVLOB_TH+}$	L	L	VDD1 under-voltage lockout.
x	x	x	x	x	$< V_{UVLOA_TH+}$	$< V_{UVLOB_TH+}$	L	L	VDDA and VDDB under-voltage lockout during <i>power-up</i> .
x	x	x	x	x	$< V_{UVLOA_TH-}$	$< V_{UVLOB_TH-}$	L	L	VDDA and VDDB under-voltage lockout during <i>power-down</i> .

Programmable Dead Time

Figure 34: Timing Diagram with Programmable Dead Time



Programmable dead time is set according to the equation t_{DT} in (ns) = $(8.9 \times R_{DT}) + 18$, R_{DT} in $k\Omega$. The measured dead time at both the gate driver outputs V_{OA} and V_{OB} are the total of the programmable dead time plus the dead time distortion (DTD).

Dead time distortion (DTD) is defined as $(t_{PLH} - t_{PHL})$ between any two parts under the same test condition. A negative DTD value will decrease the programmable dead time set by R_{DT} ; a positive DTD value will add to the programmable dead time set by R_{DT} .

Timing Response Enable and VIN_{A,B}

Figure 35: Enable Response Time




Figure 35 shows the response time that the enable function has on the dual-channel outputs. The enable function adds on a 50-ns delay on the rising edge of the output, but not on the falling edge.


The measured propagation delay on the rising edge output is the total of enable 50-ns delay plus the gate driver's propagation delay.

Layout Guidelines

The gate driver's output sinks about 4A(typical), which the return current path of minimum inductance must be implemented during printed circuit board layout design to alleviate the effect of ground bounce.


Adequate spacing must be maintained between the high voltage isolated circuitry and any input reference circuitry. The minimum spacing between two adjacent high-side isolated channels (that is, top and bottom channels) must be taken into consideration as well. Insufficient spacing will reduce the effective isolation and might increase parasitic coupling that will degrade part performance. Figure 36 shows the recommended PCB layout guidelines.

Figure 36: PCB Layout Guidelines



The placement and routing of supply bypass capacitors require special attention. During switching transients, the majority of gate charge is supplied by bypass capacitors. Maintaining short bypass capacitor trace lengths will ensure low supply ripple and clean switching waveforms. It is recommended to connect the bypass capacitors to the power plane and ground plane with multiple via holes. The planes can provide better heat dissipation and, at the same time, serve as a natural decoupling capacitor to the IC. Figure 37 shows the bypass capacitors placement and PCB planes stack-up.

Figure 37: PCB Planes Stack-Up and Bypass Capacitors Placement



Decoupling capacitors are placed close to VDD_{A,B} - VSS pins.
Capacitors are mirrored in opposite side placement of ACFJ-332BT

Copyright © 2024 Broadcom. All Rights Reserved. The term “Broadcom” refers to Broadcom Inc. and/or its subsidiaries. For more information, go to www.broadcom.com. All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.