


Product Brief



Applications

- Wired network infrastructure
- Hyperscale data center deployments inside 100G QSFP28/SFP-DD optical modules
- 100G DR1 and 100G FR1
- Co-packaged optical solutions

BCM87103

100GbE PAM-4 PHY (4:1) or (2:1) with Direct-Drive

Overview

The Broadcom® BCM87103 is the industry's lowest power single-chip 100GbE PAM-4 PHY transceiver capable of directly driving 106-Gb/s PAM-4 at 53 Gbaud, while supporting DR1 optical links. The BCM87103 leverages Broadcom's market-leading PAM-4 PHY transceiver technology platform and represents the industry's first monolithic 100G PAM-4 PHY Direct-Drive transceiver available in 7-nm CMOS. Broadcom's advanced DSP technology and equalization techniques compensate for optical impairments while maintaining the world's lowest power to enable the deployment of 12.8 Tb/s and higher-density switch ASICs inside pluggable optical modules and co-packaged optical solutions.

The BCM87103 incorporates a highly differentiated feature set, including integrated voltage regulators, Direct-Drive capability, and system-side switch ASIC SerDes interoperability to provide an unmatched competitive advantage to the market.

The BCM87103 converts two lanes of 53 Gb/s (at 26-Gbaud PAM-4) or four lanes of 25-Gb/s NRZ from the system side into one lane of 106 Gb/s (at 53 Gbaud PAM-4) to drive next-generation high-density optical PAM-4 links inside QSFP28 and SFP-DD form-factor modules. The BCM87103 is compliant with industry standards, including 100G-MSA draft 1.0 with KP4 FEC and FEC bypass capability.

The on-chip clock synthesis is performed by a low-cost 156.25-MHz reference clock through high-frequency, low-jitter phase-locked loops (PLLs).

The BCM87103 device is available in an 9 mm × 8 mm, 0.5-mm pitch, 255-ball BGA, RoHS-compliant package. The BCM87103 is pin-to-pin compatible with the BCM87100 device.


Features

- Single-chip 100G PAM-4 PHY drives 100GbE over optics
 - System side: 2 × 53G PAM-4 or 4 × 25G NRZ
 - Line side: 1 × 106G PAM-4
- Supports industry standards, including 100G-MSA draft 1.0
- Supports differential line-side output
- Supports Direct-Drive with 1.5-Vpp single-ended or 3.0-Vpp differential line-side output
- Client-side interface compliance:
 - IEEE 802.3 CAUI-4 C2C (Annex 83D) specification supporting medium-reach channels
 - IEEE 802.3 CAUI-4 C2M (Annex 83E) specification supporting chip-to-module channels

Features (cont.)

- IEEE 802.3bs standard-compliant KP4 and end-to-end FEC bypass operation
- Integrated voltage regulators for best-in-class power efficiency, reduced PCB routing, and lowest BOM costs
- Built-in negotiation and detection engine
- Line-side and system-side loopbacks
- Lowest-power 7-nm CMOS design

Block Diagram



Ordering Information

Part Number	Package	Ambient Temperature
BCM87103A2KFFBG	9 mm × 8 mm, 255-ball BGA, RoHS-compliant	0°C to 70°C