

ENABLING AI Infrastructure

3.5D XDSiP™ Platform Technology

ASIC Products Division

December 5th, 2024

OPEN // SCALABLE // POWER EFFICIENT

Delivering Multi-Generational Custom Al Accelerators over the Past Decade



Consumer-AI XPU Complexity and Performance Continuously Increasing



Process Technology Trends Create Challenge for XPU Designers





3.5D XDSiP Enables Computing Performance Growth



Face-to-Face 3.5D Allows Greater Density and Higher Performance

Increases Architecture and Design Flexibility





Copyright © 2024 Broad com. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries

6

3.5D XDSiP[™] Custom XPU Developments

3.5D XDSiP #1



- 2x 3D stacks, 2x I/O Chiplets
- 12x HBM3, 100x100 package

3.5D XDSiP #4



- 4x 3D stacks, 1x I/O Chiplet
- PCle, DDR, D2D

3.5D XDSiP #2



3x Top on 1x Bottom, 1x I/O Chiplet 6x HBM3, 100G, D2D PHY

3.5D XDSiP #5



3.5D XDSiP #3



2x 3D stacks, 2x I/O Chiplets8x HBM4, LPDDDR5, 200G, D2D

3.5D XDSiP #6







Industry's First Face-to-Face 3.5D for Next Gen XPUs

Broadcom 3.5D XDSiP



Breaking Through Scaling Barriers with >6000mm² of Si and 12 HBMs

Key Points



Increased Performance and Efficiency at Lower Cost



Multiple 3.5D XPUs in Development with Production in 2026





ENABLING AI Infrastructure

OPEN // SCALABLE // POWER EFFICIENT